



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X215C M8 (AMD EPYC 9354P
3.25 GHz Processor)

SPECrate®2017_fp_base = 489

SPECrate®2017_fp_peak = 491

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024



Hardware

CPU Name: AMD EPYC 9354P
Max MHz: 3800
Nominal: 3250
Enabled: 32 cores, 1 chip, 2 threads/core
Orderable: 1 chips
Cache L1: 32 KB I + 32 KB D on chip per core
L2: 1 MB I+D on chip per core
L3: 256 MB I+D on chip per chip, 32 MB shared / 4 cores
Other: None
Memory: 768 GB (12 x 64 GB 2Rx4 PC5-5600B-R, running at 4800)
Storage: 1 x 960 GB NVMe SSD
Other: CPU Cooling: Air

Software

OS: SUSE Linux Enterprise Server 15 SP6
kernel version 6.4.0-150600.21-default
Compiler: C/C++/Fortran: Version 5.0.0 of AOCC
Parallel: No
Firmware: Version 4.3.5a released Sep-2024
File System: btrfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 64-bit
Other: None
Power Management: BIOS and OS set to prefer performance at the cost of additional power usage.



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X215C M8 (AMD EPYC 9354P
3.25 GHz Processor)

SPECrate®2017_fp_base = 489

SPECrate®2017_fp_peak = 491

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	64	338	1900	<u>338</u>	<u>1900</u>	334	1920	64	338	1900	<u>338</u>	<u>1900</u>	334	1920
507.cactuBSSN_r	64	144	561	142	570	<u>143</u>	<u>566</u>	64	144	561	142	570	<u>143</u>	<u>566</u>
508.namd_r	64	<u>216</u>	<u>281</u>	216	281	216	281	64	<u>216</u>	<u>281</u>	216	281	216	281
510.parest_r	64	383	437	<u>382</u>	<u>438</u>	380	441	64	383	437	<u>382</u>	<u>438</u>	380	441
511.povray_r	64	352	424	<u>352</u>	<u>425</u>	351	426	64	351	426	350	427	<u>350</u>	<u>427</u>
519.lbm_r	64	<u>249</u>	<u>271</u>	249	271	250	270	64	249	271	249	271	<u>249</u>	<u>271</u>
521.wrf_r	64	<u>285</u>	<u>503</u>	285	504	287	500	64	<u>285</u>	<u>503</u>	285	504	287	500
526.blender_r	64	<u>226</u>	<u>431</u>	226	431	226	431	64	<u>226</u>	<u>431</u>	226	431	226	431
527.cam4_r	64	245	456	<u>241</u>	<u>465</u>	241	465	64	<u>239</u>	<u>468</u>	250	449	239	469
538.imagick_r	64	109	1460	108	1470	<u>109</u>	<u>1460</u>	64	<u>109</u>	<u>1460</u>	109	1460	109	1460
544.nab_r	64	172	625	172	626	<u>172</u>	<u>626</u>	64	<u>165</u>	<u>653</u>	165	652	165	653
549.fotonik3d_r	64	<u>887</u>	<u>281</u>	886	282	888	281	64	<u>887</u>	<u>281</u>	886	282	888	281
554.roms_r	64	<u>436</u>	<u>233</u>	438	232	436	233	64	<u>436</u>	<u>233</u>	438	232	436	233

SPECrate®2017_fp_base = **489**

SPECrate®2017_fp_peak = **491**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Compiler Notes

The AMD64 AOCC Compiler Suite is available at
<http://developer.amd.com/amd-aocc/>

Submit Notes

The config file option 'submit' was used.
'numactl' was used to bind copies to the cores.
See the configuration file for details.

Operating System Notes

'ulimit -s unlimited' was used to set environment stack size limit
'ulimit -l 2097152' was used to set environment locked pages in memory limit

runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

To limit dirty cache to 8% of memory, 'sysctl -w vm.dirty_ratio=8' run as root.
To limit swap usage to minimum necessary, 'sysctl -w vm.swappiness=1' run as root.
To free node-local memory and avoid remote memory usage,
'sysctl -w vm.zone_reclaim_mode=1' run as root.
To clear filesystem caches, 'sync; sysctl -w vm.drop_caches=3' run as root.
To disable address space layout randomization (ASLR) to reduce run-to-run
variability, 'sysctl -w kernel.randomize_va_space=0' run as root.

To enable Transparent Hugepages (THP) for all allocations,

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X215C M8 (AMD EPYC 9354P
3.25 GHz Processor)

SPECrate®2017_fp_base = 489

SPECrate®2017_fp_peak = 491

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Operating System Notes (Continued)

'echo always > /sys/kernel/mm/transparent_hugepage/enabled' and
'echo always > /sys/kernel/mm/transparent_hugepage/defrag' run as root.

Environment Variables Notes

Environment variables set by runcpu before the start of the run:

LD_LIBRARY_PATH =

"/home/cpu2017/amd_rate_aocc500_znver5_A_lib/lib:/home/cpu2017/amd_rate_aocc500_znver5_A_lib/lib32:"

MALLOC_CONF = "retain:true"

General Notes

Binaries were compiled on a system with 2x AMD EPYC 9174F CPU + 1.5TiB Memory using RHEL 8.6

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes

BIOS settings:

NUMA nodes per socket set to NPS4

Determinism Slider set to Power

DF C-States set to Disabled

Enhanced CPU performance set to Auto

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r6732 of 2022-11-07 fe91c89b7ed5c36ae2c92cc097bec197

running on localhost Sun Feb 16 03:27:23 2025

SUT (System Under Test) info as seen by some common utilities.

Table of contents

1. uname -a
2. w
3. Username
4. ulimit -a
5. sysinfo process ancestry
6. /proc/cpuinfo
7. lscpu
8. numactl --hardware
9. /proc/meminfo
10. who -r
11. Systemd service manager version: systemd 254 (254.10+suse.84.ge8d77af424)
12. Services, from systemctl list-unit-files
13. Linux kernel boot-time arguments, from /proc/cmdline
14. cpupower frequency-info

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X215C M8 (AMD EPYC 9354P
3.25 GHz Processor)

SPECrate®2017_fp_base = 489

SPECrate®2017_fp_peak = 491

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Platform Notes (Continued)

```
15. sysctl
16. /sys/kernel/mm/transparent_hugepage
17. /sys/kernel/mm/transparent_hugepage/khugepaged
18. OS release
19. Disk information
20. /sys/devices/virtual/dmi/id
21. dmidecode
22. BIOS
```

```
1. uname -a
Linux localhost 6.4.0-150600.21-default #1 SMP PREEMPT_DYNAMIC Thu May 16 11:09:22 UTC 2024 (36c1e09)
x86_64 x86_64 x86_64 GNU/Linux
```

```
2. w
03:27:23 up 1 day, 8:51, 3 users, load average: 0.07, 0.02, 0.00
USER      TTY      FROM            LOGIN@   IDLE   JCPU   PCPU WHAT
root      tty1      -              Fri18    24.00s 1.34s  0.30s /bin/bash ./amd_rate_aocc500_znver5_A1.sh
```

```
3. Username
From environment variable $USER: root
```

```
4. ulimit -a
core file size          (blocks, -c) unlimited
data seg size           (kbytes, -d) unlimited
scheduling priority     (-e) 0
file size                (blocks, -f) unlimited
pending signals         (-i) 3094799
max locked memory       (kbytes, -l) 2097152
max memory size         (kbytes, -m) unlimited
open files              (-n) 1024
pipe size               (512 bytes, -p) 8
POSIX message queues    (bytes, -q) 819200
real-time priority      (-r) 0
stack size              (kbytes, -s) unlimited
cpu time                (seconds, -t) unlimited
max user processes      (-u) 3094799
virtual memory          (kbytes, -v) unlimited
file locks              (-x) unlimited
```

```
5. sysinfo process ancestry
/usr/lib/systemd/systemd --switched-root --system --deserialize=42
login -- root
-bash
python3 ./run_amd_rate_aocc500_znver5_A1.py -b fprate
/bin/bash ./amd_rate_aocc500_znver5_A1.sh
runcpu --config amd_rate_aocc500_znver5_A1.cfg --tune all --reportable --iterations 3 fprate
runcpu --configfile amd_rate_aocc500_znver5_A1.cfg --tune all --reportable --iterations 3 --nopower
--runmode rate --tune base:peak --size test:train:refrate fprate --nopreenv --note-preenv --logfile
$SPEC/tmp/CPU2017.001/temlogs/preenv.fprate.001.0.log --lognum 001.0 --from_runcpu 2
specperl $SPEC/bin/sysinfo
$SPEC = /home/cpu2017
```

```
6. /proc/cpuinfo
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X215C M8 (AMD EPYC 9354P
3.25 GHz Processor)

SPECrate®2017_fp_base = 489

SPECrate®2017_fp_peak = 491

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Platform Notes (Continued)

model name : AMD EPYC 9354P 32-Core Processor
vendor_id : AuthenticAMD
cpu family : 25
model : 17
stepping : 1
microcode : 0xa101148
bugs : sysret_ss_attrs spectre_v1 spectre_v2 spec_store_bypass rsro
TLB size : 3584 4K pages
cpu cores : 32
siblings : 64
1 physical ids (chips)
64 processors (hardware threads)
physical id 0: core ids 0-3,8-11,16-19,24-27,32-35,40-43,48-51,56-59
physical id 0: apicids 0-7,16-23,32-39,48-55,64-71,80-87,96-103,112-119

Caution: /proc/cpuinfo data regarding chips, cores, and threads is not necessarily reliable, especially for virtualized systems. Use the above data carefully.

7. lscpu

From lscpu from util-linux 2.39.3:

Architecture:	x86_64
CPU op-mode(s):	32-bit, 64-bit
Address sizes:	52 bits physical, 57 bits virtual
Byte Order:	Little Endian
CPU(s):	64
On-line CPU(s) list:	0-63
Vendor ID:	AuthenticAMD
BIOS Vendor ID:	Advanced Micro Devices, Inc.
Model name:	AMD EPYC 9354P 32-Core Processor
BIOS Model name:	AMD EPYC 9354P 32-Core Processor
BIOS CPU family:	107
CPU family:	25
Model:	17
Thread(s) per core:	2
Core(s) per socket:	32
Socket(s):	1
Stepping:	1
Frequency boost:	enabled
CPU(s) scaling MHz:	87%
CPU max MHz:	3799.0720
CPU min MHz:	1500.0000
BogoMIPS:	6490.11
Flags:	fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt pdpe1gb rdtscp lm constant_tsc rep_good amd_lbr_v2 nopl nonstop_tsc cpuid extd_apicid aperfmperf rapl pni pclmulqdq monitor ssse3 fma cx16 pcid sse4_1 sse4_2 x2apic movbe popcnt aes xsave avx f16c rdrand lahf_lm cmp_legacy svm extapic cr8_legacy abm sse4a misalignsse 3dnowprefetch osvw ibs skinit wdt tce topoext perfctr_core perfctr_nb bpeext perfctr_llc mwaitx cpb cat_l3 cdp_l3 hw_pstate ssbd mba perfmon_v2 ibrs ibpb stibp ibrs_enhanced vmmcall fsgsbase bmi1 avx2 smep bmi2 erms invpcid cqm rdt_a avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb avx512cd sha_ni avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local user_shstk avx512_bf16 clzero irperf xsaveerptr rdpru wbnoinvd amd_ppin cppc arat npt lbrv svm_lock nrip_save tsc_scale vmcb_clean flushbyasid decodeassists pausefilter pfthreshold avic v_vmsave_vmload vgif x2avic v_spec_ctrl vnmi avx512vbmi umip pku ospke avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni avx512_bitalg

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X215C M8 (AMD EPYC 9354P
3.25 GHz Processor)

SPECrate®2017_fp_base = 489

SPECrate®2017_fp_peak = 491

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Platform Notes (Continued)

```
Virtualization: avx512_vpopcntdq la57 rdpid overflow_recov succor smca fsrm flush_l1d
debug_swap
AMD-V
L1d cache: 1 MiB (32 instances)
L1i cache: 1 MiB (32 instances)
L2 cache: 32 MiB (32 instances)
L3 cache: 256 MiB (8 instances)
NUMA node(s): 4
NUMA node0 CPU(s): 0-7,32-39
NUMA node1 CPU(s): 8-15,40-47
NUMA node2 CPU(s): 16-23,48-55
NUMA node3 CPU(s): 24-31,56-63
Vulnerability Gather data sampling: Not affected
Vulnerability Itlb multihit: Not affected
Vulnerability L1tf: Not affected
Vulnerability Mds: Not affected
Vulnerability Meltdown: Not affected
Vulnerability Mmio stale data: Not affected
Vulnerability Reg file data sampling: Not affected
Vulnerability Retbleed: Not affected
Vulnerability Spec rstack overflow: Mitigation; Safe RET
Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl
Vulnerability Spectre v1: Mitigation; usercopy/swapgs barriers and __user pointer sanitization
Vulnerability Spectre v2: Mitigation; Enhanced / Automatic IBRS; IBPB conditional; STIBP
always-on; RSB filling; PBRSE-eIBRS Not affected; BHI Not affected
Vulnerability Srbds: Not affected
Vulnerability Tsx async abort: Not affected
```

From lscpu --cache:

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	32K	1M	8	Data	1	64	1	64
L1i	32K	1M	8	Instruction	1	64	1	64
L2	1M	32M	8	Unified	2	2048	1	64
L3	32M	256M	16	Unified	3	32768	1	64

8. numactl --hardware

NOTE: a numactl 'node' might or might not correspond to a physical chip.

```
available: 4 nodes (0-3)
node 0 cpus: 0-7,32-39
node 0 size: 193230 MB
node 0 free: 192537 MB
node 1 cpus: 8-15,40-47
node 1 size: 193531 MB
node 1 free: 192603 MB
node 2 cpus: 16-23,48-55
node 2 size: 193493 MB
node 2 free: 192837 MB
node 3 cpus: 24-31,56-63
node 3 size: 193472 MB
node 3 free: 192880 MB
node distances:
node  0  1  2  3
0:  10  12  12  12
1:  12  10  12  12
2:  12  12  10  12
3:  12  12  12  10
```

9. /proc/meminfo

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X215C M8 (AMD EPYC 9354P
3.25 GHz Processor)

SPECrate®2017_fp_base = 489

SPECrate®2017_fp_peak = 491

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Platform Notes (Continued)

MemTotal: 792296484 kB

10. who -r
run-level 3 Feb 14 18:36

11. Systemd service manager version: systemd 254 (254.10+suse.84.ge8d77af424)
Default Target Status
multi-user running

12. Services, from systemctl list-unit-files
STATE UNIT FILES
enabled YaST2-Firstboot YaST2-Second-Stage apparmor auditd cron getty@ irqbalance iscsi
issue-generator kbdsettings klog lvm2-monitor nscd nvme-fc-boot-connections
nvmmf-autoconnect postfix purge-kernels rollback rsyslog smartd sshd systemd-pstore
virtqemu-wicked wickedd-auto4 wickedd-dhcp4 wickedd-dhcp6 wickedd-nanny
enabled-runtime systemd-remount-fs
disabled autofs autovast-initscripts blk-availability boot-sysctl ca-certificates chrony-wait
chronyd console-getty cups cups-browsed debug-shell dnsmasq ebttables exchange-bmc-os-info
firewalld fsidd gpm grub2-once haveged hv_fcopy_daemon hv_kvp_daemon hv_vss_daemon
hwloc-dump-hwdata ipmi ipmiev d iscsi-init iscsid issue-add-ssh-keys kexec-load ksm
kvm_stat libvirt-guests lunmask man-db-create multipathd munge nfs nfs-blkmap nfs-server
nfsserver rpcbind rpmconfigcheck rsyncd rtkit-daemon salt-minion serial-getty@ slurmd
smartd_generate_opts snmpd snmptrapd strongswan strongswan-starter svnserv
systemd-boot-check-no-failures systemd-confext systemd-network-generator systemd-nspawn@
systemd-sysextd systemd-time-wait-sync systemd-timesyncd tcsh udisks2 virtinterfaced
virtlockd virtlogd virtnetworkd virtnodevdev virtnwfilterd virtsecret virtstoraged ypbind
indirect pcsd systemd-userdbd tftpd wickedd

13. Linux kernel boot-time arguments, from /proc/cmdline
BOOT_IMAGE=/boot/vmlinuz-6.4.0-150600.21-default
root=UUID=83fde4e5-9ebb-45df-bdc4-d6d12ff34604
splash=silent
mitigations=auto
quiet
security=apparmor

14. cpupower frequency-info
analyzing CPU 41:
current policy: frequency should be within 1.50 GHz and 3.25 GHz.
The governor "performance" may decide which speed to use
within this range.
boost state support:
Supported: yes
Active: yes

15. sysctl
kernel.numa_balancing 1
kernel.randomize_va_space 0
vm.compaction_proactiveness 20
vm.dirty_background_bytes 0
vm.dirty_background_ratio 10
vm.dirty_bytes 0
vm.dirty_expire_centisecs 3000
vm.dirty_ratio 8

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X215C M8 (AMD EPYC 9354P
3.25 GHz Processor)

SPECrate®2017_fp_base = 489

SPECrate®2017_fp_peak = 491

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Platform Notes (Continued)

```
vm.dirty_writeback_centisecs    500
vm.dirtytime_expire_seconds    43200
vm.extfrag_threshold            500
vm.min_unmapped_ratio          1
vm.nr_hugepages                 0
vm.nr_hugepages_mempolicy       0
vm.nr_overcommit_hugepages      0
vm.swappiness                   1
vm.watermark_boost_factor       15000
vm.watermark_scale_factor       10
vm.zone_reclaim_mode            1
```

```
-----
16. /sys/kernel/mm/transparent_hugepage
defrag      [always] defer+madvise madvise never
enabled     [always] madvise never
hpage_pmd_size  2097152
shmem_enabled  always within_size advise [never] deny force
-----
```

```
-----
17. /sys/kernel/mm/transparent_hugepage/khugepaged
alloc_sleep_millisecs  60000
defrag                 1
max_ptes_none          511
max_ptes_shared        256
max_ptes_swap          64
pages_to_scan          4096
scan_sleep_millisecs   10000
-----
```

```
-----
18. OS release
From /etc/*-release /etc/*-version
os-release SUSE Linux Enterprise Server 15 SP6
-----
```

```
-----
19. Disk information
SPEC is set to: /home/cpu2017
Filesystem  Type  Size  Used Avail Use% Mounted on
/dev/nvme0n1p3 btrfs 477G  14G 460G   3% /home
-----
```

```
-----
20. /sys/devices/virtual/dmi/id
Vendor:      Cisco Systems Inc
Product:     UCSX-215C-M8
Serial:      FCH282172EL
-----
```

```
-----
21. dmidecode
Additional information from dmidecode 3.4 follows.  WARNING: Use caution when you interpret this section.
The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately
determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the
"DMTF SMBIOS" standard.
Memory:
  2x 0xCE00 M321R8GA0PB0-CWMCH 64 GB 2 rank 5600, configured at 4800
  2x 0xCE00 M321R8GA0PB0-CWMJH 64 GB 2 rank 5600, configured at 4800
  8x 0xCE00 M321R8GA0PB0-CWMKJ 64 GB 2 rank 5600, configured at 4800
-----
```

```
-----
22. BIOS
-----
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X215C M8 (AMD EPYC 9354P
3.25 GHz Processor)

SPECrate®2017_fp_base = 489

SPECrate®2017_fp_peak = 491

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Platform Notes (Continued)

(This section combines info from /sys/devices and dmidecode.)

BIOS Vendor: Cisco Systems, Inc.
BIOS Version: X215M8.4.3.5a.0.0904241153
BIOS Date: 09/04/2024
BIOS Revision: 5.27

Compiler Version Notes

=====
C | 519.lbm_r(base, peak) 538.imagick_r(base, peak) 544.nab_r(base, peak)

AMD clang version 17.0.6 (CLANG: AOCC_5.0.0-Build#1316 2024_09_09)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc/aocc-compiler-rel-5.0.0-4925-1316/bin

=====
C++ | 508.namd_r(base, peak) 510.parest_r(base, peak)

AMD clang version 17.0.6 (CLANG: AOCC_5.0.0-Build#1316 2024_09_09)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc/aocc-compiler-rel-5.0.0-4925-1316/bin

=====
C++, C | 511.povray_r(base, peak) 526.blender_r(base, peak)

AMD clang version 17.0.6 (CLANG: AOCC_5.0.0-Build#1316 2024_09_09)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc/aocc-compiler-rel-5.0.0-4925-1316/bin
AMD clang version 17.0.6 (CLANG: AOCC_5.0.0-Build#1316 2024_09_09)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc/aocc-compiler-rel-5.0.0-4925-1316/bin

=====
C++, C, Fortran | 507.cactuBSSN_r(base, peak)

AMD clang version 17.0.6 (CLANG: AOCC_5.0.0-Build#1316 2024_09_09)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc/aocc-compiler-rel-5.0.0-4925-1316/bin
AMD clang version 17.0.6 (CLANG: AOCC_5.0.0-Build#1316 2024_09_09)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc/aocc-compiler-rel-5.0.0-4925-1316/bin
AMD clang version 17.0.6 (CLANG: AOCC_5.0.0-Build#1316 2024_09_09)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc/aocc-compiler-rel-5.0.0-4925-1316/bin

=====
Fortran | 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak) 554.roms_r(base, peak)

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X215C M8 (AMD EPYC 9354P
3.25 GHz Processor)

SPECrate®2017_fp_base = 489

SPECrate®2017_fp_peak = 491

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Compiler Version Notes (Continued)

AMD clang version 17.0.6 (CLANG: AOCC_5.0.0-Build#1316 2024_09_09)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc/aocc-compiler-rel-5.0.0-4925-1316/bin

=====
Fortran, C | 521.wrf_r(base, peak) 527.cam4_r(base, peak)
=====

AMD clang version 17.0.6 (CLANG: AOCC_5.0.0-Build#1316 2024_09_09)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc/aocc-compiler-rel-5.0.0-4925-1316/bin
AMD clang version 17.0.6 (CLANG: AOCC_5.0.0-Build#1316 2024_09_09)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc/aocc-compiler-rel-5.0.0-4925-1316/bin
=====

Base Compiler Invocation

C benchmarks:

clang

C++ benchmarks:

clang++

Fortran benchmarks:

flang

Benchmarks using both Fortran and C:

flang clang

Benchmarks using both C and C++:

clang++ clang

Benchmarks using Fortran, C, and C++:

clang++ clang flang

Base Portability Flags

503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X215C M8 (AMD EPYC 9354P
3.25 GHz Processor)

SPECrate®2017_fp_base = 489

SPECrate®2017_fp_peak = 491

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Base Portability Flags (Continued)

521.wrf_r: -DSPEC_CASE_FLAG -Mbyteswapio -DSPEC_LP64
526.blender_r: -funsigned-char -DSPEC_LP64
527.cam4_r: -DSPEC_CASE_FLAG -DSPEC_LP64
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:

-m64 -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-ldist-scalar-expand -fenable-aggressive-gather -O3
-march=znver5 -fveclib=AMDLIBM -ffast-math -fno-PIE -no-pie -flto
-fstruct-layout=7 -mllvm -unroll-threshold=50
-mllvm -inline-threshold=1000 -fremap-arrays -fstrip-mining
-mllvm -reduce-array-computations=3 -zopt -lamdlibm -lamdalloc
-lflang -ldl

C++ benchmarks:

-m64 -std=c++14 -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-x86-use-vzeroupper=false -Wl,-mllvm -Wl,-extra-inliner
-O3 -march=znver5 -fveclib=AMDLIBM -ffast-math -flto
-mllvm -unroll-threshold=100 -mllvm -loop-unswitch-threshold=200000
-mllvm -reduce-array-computations=3 -zopt -lamdlibm -lamdalloc
-lflang -ldl

Fortran benchmarks:

-m64 -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-enable-X86-prefetching
-Wl,-mllvm -Wl,-enable-aggressive-gather=true
-Wl,-mllvm -Wl,-enable-masked-gather-sequence=false -O3 -march=znver5
-fveclib=AMDLIBM -ffast-math -flto -Mrecursive -funroll-loops
-mllvm -lsr-in-nested-loop -mllvm -reduce-array-computations=3
-fepilog-vectorization-of-inductions -zopt -lamdlibm -lamdalloc
-lflang -ldl

Benchmarks using both Fortran and C:

-m64 -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-enable-X86-prefetching

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X215C M8 (AMD EPYC 9354P
3.25 GHz Processor)

SPECrate®2017_fp_base = 489

SPECrate®2017_fp_peak = 491

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Base Optimization Flags (Continued)

Benchmarks using both Fortran and C (continued):

```
-Wl, -mllvm -Wl, -enable-aggressive-gather=true  
-Wl, -mllvm -Wl, -enable-masked-gather-sequence=false -O3 -march=znver5  
-fveclib=AMDLIBM -ffast-math -fno-PIE -no-pie -flto  
-fstruct-layout=7 -mllvm -unroll-threshold=50  
-mllvm -inline-threshold=1000 -fremap-arrays -fstrip-mining  
-mllvm -reduce-array-computations=3 -zopt -Mrecursive -funroll-loops  
-mllvm -lsr-in-nested-loop -fepilog-vectorization-of-inductions  
-lamdlibm -lamdalloc -lflang -ldl
```

Benchmarks using both C and C++:

```
-m64 -std=c++14 -Wl, -mllvm -Wl, -align-all-nofallthru-blocks=6  
-Wl, -mllvm -Wl, -reduce-array-computations=3  
-Wl, -mllvm -Wl, -x86-use-vzeroupper=false -Wl, -mllvm -Wl, -extra-inliner  
-O3 -march=znver5 -fveclib=AMDLIBM -ffast-math -fno-PIE -no-pie  
-flto -fstruct-layout=7 -mllvm -unroll-threshold=50  
-mllvm -inline-threshold=1000 -fremap-arrays -fstrip-mining  
-mllvm -reduce-array-computations=3 -zopt -mllvm -unroll-threshold=100  
-mllvm -loop-unswitch-threshold=2000000 -lamdlibm -lamdalloc -lflang  
-ldl
```

Benchmarks using Fortran, C, and C++:

```
-m64 -std=c++14 -Wl, -mllvm -Wl, -align-all-nofallthru-blocks=6  
-Wl, -mllvm -Wl, -reduce-array-computations=3  
-Wl, -mllvm -Wl, -x86-use-vzeroupper=false -Wl, -mllvm -Wl, -extra-inliner  
-O3 -march=znver5 -fveclib=AMDLIBM -ffast-math -fno-PIE -no-pie  
-flto -fstruct-layout=7 -mllvm -unroll-threshold=50  
-mllvm -inline-threshold=1000 -fremap-arrays -fstrip-mining  
-mllvm -reduce-array-computations=3 -zopt -mllvm -unroll-threshold=100  
-mllvm -loop-unswitch-threshold=2000000 -Mrecursive -funroll-loops  
-mllvm -lsr-in-nested-loop -fepilog-vectorization-of-inductions  
-lamdlibm -lamdalloc -lflang -ldl
```

Base Other Flags

C benchmarks:

-Wno-unused-command-line-argument

C++ benchmarks:

-Wno-unused-command-line-argument

Fortran benchmarks:

-Wno-unused-command-line-argument

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X215C M8 (AMD EPYC 9354P
3.25 GHz Processor)

SPECrate®2017_fp_base = 489

SPECrate®2017_fp_peak = 491

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Base Other Flags (Continued)

Benchmarks using both Fortran and C:

-Wno-unused-command-line-argument

Benchmarks using both C and C++:

-Wno-unused-command-line-argument

Benchmarks using Fortran, C, and C++:

-Wno-unused-command-line-argument

Peak Compiler Invocation

C benchmarks:

clang

C++ benchmarks:

clang++

Fortran benchmarks:

flang

Benchmarks using both Fortran and C:

flang clang

Benchmarks using both C and C++:

clang++ clang

Benchmarks using Fortran, C, and C++:

clang++ clang flang

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

519.lbm_r: -m64 -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast
-march=znver5 -fveclib=AMDLIBM -ffast-math -flto

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X215C M8 (AMD EPYC 9354P
3.25 GHz Processor)

SPECrate®2017_fp_base = 489

SPECrate®2017_fp_peak = 491

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Peak Optimization Flags (Continued)

519.lbm_r (continued):

```
-fstruct-layout=7 -mllvm -unroll-threshold=50  
-fremap-arrays -fstrip-mining  
-mllvm -inline-threshold=1000  
-mllvm -reduce-array-computations=3 -zopt -lamdlibm  
-lamdalloc -ldl
```

538.imagick_r: Same as 519.lbm_r

```
544.nab_r: -m64 -flto -Wl,-mllvm -Wl,-ldist-scalar-expand  
-fenable-aggressive-gather -Ofast -march=znver5  
-fveclib=AMDLIBM -ffast-math -fstruct-layout=7  
-mllvm -unroll-threshold=50 -fremap-arrays -fstrip-mining  
-mllvm -inline-threshold=1000  
-mllvm -reduce-array-computations=3 -zopt -lamdlibm  
-lamdalloc -ldl
```

C++ benchmarks:

508.namd_r: basepeak = yes

510.parest_r: basepeak = yes

Fortran benchmarks:

503.bwaves_r: basepeak = yes

549.fotonik3d_r: basepeak = yes

554.roms_r: basepeak = yes

Benchmarks using both Fortran and C:

521.wrf_r: basepeak = yes

```
527.cam4_r: -m64 -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6  
-Wl,-mllvm -Wl,-reduce-array-computations=3  
-Wl,-mllvm -Wl,-enable-X86-prefetching -Ofast  
-march=znver5 -fveclib=AMDLIBM -ffast-math -flto  
-fstruct-layout=7 -mllvm -unroll-threshold=50  
-mllvm -inline-threshold=1000 -fremap-arrays  
-mllvm -reduce-array-computations=3 -zopt -Mrecursive  
-funroll-loops -mllvm -lsr-in-nested-loop  
-fepilog-vectorization-of-inductions -lamdlibm -lamdalloc  
-ldl -lflang
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X215C M8 (AMD EPYC 9354P
3.25 GHz Processor)

SPECrate®2017_fp_base = 489

SPECrate®2017_fp_peak = 491

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Peak Optimization Flags (Continued)

Benchmarks using both C and C++:

```
511.povray_r: -m64 -std=c++14
-Wl, -mllvm -Wl, -align-all-nofallthru-blocks=6
-Wl, -mllvm -Wl, -reduce-array-computations=3
-Wl, -mllvm -Wl, -x86-use-vzeroupper=false
-Wl, -mllvm -Wl, -extra-inliner -Ofast -march=znver5
-fveclib=AMDLIBM -ffast-math -flto -fstruct-layout=7
-mllvm -unroll-threshold=50 -mllvm -inline-threshold=1000
-fremap-arrays -mllvm -reduce-array-computations=3 -zopt
-mllvm -unroll-threshold=100
-mllvm -loop-unswitch-threshold=200000 -lamdlibm
-lamdalloc -ldl
```

526.blender_r: basepeak = yes

Benchmarks using Fortran, C, and C++:

507.cactuBSSN_r: basepeak = yes

Peak Other Flags

C benchmarks:

-Wno-unused-command-line-argument

C++ benchmarks:

-Wno-unused-command-line-argument

Fortran benchmarks:

-Wno-unused-command-line-argument

Benchmarks using both Fortran and C:

-Wno-unused-command-line-argument

Benchmarks using both C and C++:

-Wno-unused-command-line-argument

Benchmarks using Fortran, C, and C++:

-Wno-unused-command-line-argument

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/aocc500-flags.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-v3-revB.html>



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X215C M8 (AMD EPYC 9354P
3.25 GHz Processor)

SPECrate®2017_fp_base = 489

SPECrate®2017_fp_peak = 491

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/aocc500-flags.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-v3-revB.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.9 on 2025-02-16 03:27:23-0500.

Report generated on 2025-04-09 14:55:53 by CPU2017 PDF formatter v6716.

Originally published on 2025-04-09.