



# SPEC® CPU2017 Integer Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6144  
3.50 GHz)

SPECspeed2017\_int\_base = 9.74

SPECspeed2017\_int\_peak = 9.98

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Nov-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018



### Hardware

CPU Name: Intel Xeon Gold 6144  
 Max MHz.: 4200  
 Nominal: 3500  
 Enabled: 32 cores, 4 chips  
 Orderable: 2,4 Chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 24.75 MB I+D on chip per chip  
 Other: None  
 Memory: 1536 GB (48 x 32 GB 2Rx4 PC4-2666V-R)  
 Storage: 1 x 400 GB SSD SAS  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86\_64)  
 4.4.120-92.70-default  
 Compiler: C/C++: Version 18.0.2.199 of Intel C/C++  
 Compiler for Linux;  
 Fortran: Version 18.0.2.199 of Intel Fortran  
 Compiler for Linux  
 Parallel: Yes  
 Firmware: Version 3.2.3c released Mar-2018  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 32/64-bit  
 Other: jemalloc memory allocator V5.0.1



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6144 3.50 GHz)

SPECspeed2017\_int\_base = 9.74

SPECspeed2017\_int\_peak = 9.98

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Tested by: Cisco Systems

Test Date: Nov-2018  
Hardware Availability: Aug-2017  
Software Availability: Mar-2018

## Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
600.perlbench_s	32	254	6.98	<b><u>253</u></b>	<b><u>7.00</u></b>	253	7.01	32	215	8.26	216	8.21	<b><u>215</u></b>	<b><u>8.24</u></b>
602.gcc_s	32	<b><u>398</u></b>	<b><u>10.0</u></b>	399	9.99	396	10.0	32	400	9.96	<b><u>398</u></b>	<b><u>10.0</u></b>	388	10.3
605.mcf_s	32	<b><u>397</u></b>	<b><u>11.9</u></b>	396	11.9	401	11.8	32	398	11.9	392	12.0	<b><u>392</u></b>	<b><u>12.0</u></b>
620.omnetpp_s	32	232	7.03	235	6.95	<b><u>233</u></b>	<b><u>6.99</u></b>	32	<b><u>234</u></b>	<b><u>6.98</u></b>	232	7.03	246	6.64
623.xalancbmk_s	32	133	10.6	133	10.7	<b><u>133</u></b>	<b><u>10.6</u></b>	32	126	11.3	124	11.4	<b><u>125</u></b>	<b><u>11.4</u></b>
625.x264_s	32	148	11.9	147	12.0	<b><u>148</u></b>	<b><u>11.9</u></b>	32	148	11.9	<b><u>148</u></b>	<b><u>11.9</u></b>	148	11.9
631.deepsjeng_s	32	<b><u>254</u></b>	<b><u>5.64</u></b>	253	5.65	254	5.64	32	257	5.58	<b><u>257</u></b>	<b><u>5.57</u></b>	258	5.56
641.leela_s	32	<b><u>344</u></b>	<b><u>4.96</u></b>	345	4.95	343	4.97	32	346	4.93	345	4.95	<b><u>345</u></b>	<b><u>4.94</u></b>
648.exchange2_s	32	196	15.0	<b><u>195</u></b>	<b><u>15.1</u></b>	195	15.1	32	192	15.3	<b><u>191</u></b>	<b><u>15.4</u></b>	191	15.4
657.xz_s	32	<b><u>251</u></b>	<b><u>24.7</u></b>	250	24.7	254	24.4	32	251	24.6	<b><u>250</u></b>	<b><u>24.7</u></b>	250	24.7

SPECspeed2017\_int\_base = 9.74

SPECspeed2017\_int\_peak = 9.98

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:

KMP\_AFFINITY = "granularity=fine,scatter"

LD\_LIBRARY\_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64"

OMP\_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i7-6700K CPU + 32GB RAM

memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6144 3.50 GHz)

SPECspeed2017\_int\_base = 9.74

SPECspeed2017\_int\_peak = 9.98

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Nov-2018

**Hardware Availability:** Aug-2017

**Software Availability:** Mar-2018

## Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Disabled

CPU performance set to Enterprise

Power Performance Tuning set to OS Controls

SNC set to Disabled

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f

running on linux-xy4f Wed Nov 28 22:31:00 2018

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Gold 6144 CPU @ 3.50GHz

4 "physical id"s (chips)

32 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 8

siblings : 8

physical 0: cores 0 2 3 9 16 19 26 27

physical 1: cores 0 2 3 9 16 19 26 27

physical 2: cores 0 2 3 9 16 19 26 27

physical 3: cores 0 2 3 9 16 19 26 27

From lscpu:

Architecture: x86\_64

CPU op-mode(s): 32-bit, 64-bit

Byte Order: Little Endian

CPU(s): 32

On-line CPU(s) list: 0-31

Thread(s) per core: 1

Core(s) per socket: 8

Socket(s): 4

NUMA node(s): 4

Vendor ID: GenuineIntel

CPU family: 6

Model: 85

Model name: Intel(R) Xeon(R) Gold 6144 CPU @ 3.50GHz

Stepping: 4

CPU MHz: 4112.768

CPU max MHz: 4200.0000

CPU min MHz: 1200.0000

BogoMIPS: 6999.99

Virtualization: VT-x

(Continued on next page)



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6144 3.50 GHz)

SPECspeed2017\_int\_base = 9.74

SPECspeed2017\_int\_peak = 9.98

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Nov-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

### Platform Notes (Continued)

```

L1d cache:          32K
L1i cache:          32K
L2 cache:           1024K
L3 cache:           25344K
NUMA node0 CPU(s): 0-7
NUMA node1 CPU(s): 8-15
NUMA node2 CPU(s): 16-23
NUMA node3 CPU(s): 24-31

```

```

Flags:              fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfmpperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb invpcid_single pln pts
dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt rsb_ctxsw spec_ctrl stibp
retpoline kaiser tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle
avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt
clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc

```

```

/proc/cpuinfo cache data
cache size : 25344 KB

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 4 5 6 7
node 0 size: 385624 MB
node 0 free: 385373 MB
node 1 cpus: 8 9 10 11 12 13 14 15
node 1 size: 387057 MB
node 1 free: 386809 MB
node 2 cpus: 16 17 18 19 20 21 22 23
node 2 size: 387057 MB
node 2 free: 386775 MB
node 3 cpus: 24 25 26 27 28 29 30 31
node 3 size: 387054 MB
node 3 free: 386830 MB
node distances:
node  0  1  2  3
 0:  10  21  21  21
 1:  21  10  21  21
 2:  21  21  10  21
 3:  21  21  21  10

```

```

From /proc/meminfo
MemTotal:      1583916324 kB
HugePages_Total:      0

```

(Continued on next page)



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6144 3.50 GHz)

SPECspeed2017\_int\_base = 9.74

SPECspeed2017\_int\_peak = 9.98

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Nov-2018  
**Hardware Availability:** Aug-2017  
**Software Availability:** Mar-2018

### Platform Notes (Continued)

Hugepagesize: 2048 kB

From /etc/\*release\* /etc/\*version\*

SuSE-release:

SUSE Linux Enterprise Server 12 (x86\_64)

VERSION = 12

PATCHLEVEL = 2

# This file is deprecated and will be removed in a future service pack or release.

# Please check /etc/os-release for details about this release.

os-release:

NAME="SLES"

VERSION="12-SP2"

VERSION\_ID="12.2"

PRETTY\_NAME="SUSE Linux Enterprise Server 12 SP2"

ID="sles"

ANSI\_COLOR="0;32"

CPE\_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:

Linux linux-xy4f 4.4.120-92.70-default #1 SMP Wed Mar 14 15:59:43 UTC 2018 (52a83de)  
x86\_64 x86\_64 x86\_64 GNU/Linux

run-level 3 Dec 31 19:05

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sdal	xf	224G	70G	154G	32%	/

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B480M5.3.2.3c.0.0307181316 03/07/2018

Memory:

48x 0xCE00 M393A4K40BB2-CTD 32 GB 2 rank 2666

(End of data from sysinfo program)

### Compiler Version Notes

=====  
CC 600.perlbench\_s(base) 602.gcc\_s(base) 605.mcf\_s(base) 625.x264\_s(base,  
peak) 657.xz\_s(base)  
-----

icc (ICC) 18.0.2 20180210

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

(Continued on next page)



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6144 3.50 GHz)

SPECspeed2017\_int\_base = 9.74

SPECspeed2017\_int\_peak = 9.98

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Nov-2018

**Hardware Availability:** Aug-2017

**Software Availability:** Mar-2018

## Compiler Version Notes (Continued)

=====  
CC 600.perlbench\_s(peak) 602.gcc\_s(peak) 605.mcf\_s(peak) 657.xz\_s(peak)  
=====

icc (ICC) 18.0.2 20180210  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
=====

=====  
CXXC 620.omnetpp\_s(base) 623.xalancbmk\_s(base) 631.deepsjeng\_s(base)  
641.leela\_s(base)  
=====

icpc (ICC) 18.0.2 20180210  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
=====

=====  
CXXC 620.omnetpp\_s(peak) 623.xalancbmk\_s(peak) 631.deepsjeng\_s(peak)  
641.leela\_s(peak)  
=====

icpc (ICC) 18.0.2 20180210  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
=====

=====  
FC 648.exchange2\_s(base, peak)  
=====

ifort (IFORT) 18.0.2 20180210  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
=====

## Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6144  
3.50 GHz)

SPECspeed2017\_int\_base = 9.74

SPECspeed2017\_int\_peak = 9.98

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Nov-2018  
**Hardware Availability:** Aug-2017  
**Software Availability:** Mar-2018

## Base Portability Flags

```
600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64
```

## Base Optimization Flags

### C benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

### C++ benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib -ljemalloc
```

### Fortran benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

## Peak Compiler Invocation

### C benchmarks:

```
icc -m64 -std=c11
```

### C++ benchmarks (except as noted below):

```
icpc -m64
```

```
623.xalancbmk_s: icpc -m32 -L/home/prasadj/specdev/IC18u2_Internal/lin_18_0_20180210/compiler/lib/ia32_lin
```

### Fortran benchmarks:

```
ifort -m64
```



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6144 3.50 GHz)

SPECspeed2017\_int\_base = 9.74

SPECspeed2017\_int\_peak = 9.98

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Nov-2018  
**Hardware Availability:** Aug-2017  
**Software Availability:** Mar-2018

## Peak Portability Flags

```
600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64
```

## Peak Optimization Flags

C benchmarks:

```
600.perlbench_s: -w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2
-xCORE-AVX512 -qopt-prefetch -ipo -O3
-qopt-mem-layout-trans=3 -no-prec-div
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-fno-strict-overflow -L/usr/local/je5.0.1-64/lib
-ljemalloc
```

```
602.gcc_s: -w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2
-xCORE-AVX512 -qopt-prefetch -ipo -O3
-qopt-mem-layout-trans=3 -no-prec-div
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

```
605.mcf_s: -w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-prefetch
-qopt-mem-layout-trans=3 -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -L/usr/local/je5.0.1-64/lib -ljemalloc
```

```
625.x264_s: -w1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-prefetch -qopt-mem-layout-trans=3 -qopenmp
-DSPEC_OPENMP -L/usr/local/je5.0.1-64/lib -ljemalloc
```

657.xz\_s: Same as 602.gcc\_s

C++ benchmarks:

```
620.omnetpp_s: -w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-prefetch
-qopt-mem-layout-trans=3 -DSPEC_SUPPRESS_OPENMP -qopenmp
```

(Continued on next page)





# SPEC CPU2017 Integer Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6144  
3.50 GHz)

SPECspeed2017\_int\_base = 9.74

SPECspeed2017\_int\_peak = 9.98

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Nov-2018

**Hardware Availability:** Aug-2017

**Software Availability:** Mar-2018

## Peak Optimization Flags (Continued)

620.omnetpp\_s (continued):

```
-DSPEC_OPENMP -L/usr/local/je5.0.1-64/lib -ljemalloc
```

623.xalancbmk\_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo

```
-xCORE-AVX512 -O3 -no-prec-div -qopt-prefetch
```

```
-qopt-mem-layout-trans=3 -DSPEC_SUPPRESS_OPENMP -qopenmp
```

```
-DSPEC_OPENMP -L/usr/local/je5.0.1-32/lib -ljemalloc
```

631.deepsjeng\_s: Same as 620.omnetpp\_s

641.leela\_s: Same as 620.omnetpp\_s

Fortran benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
```

```
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs
```

```
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2017-12-21.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2017-12-21.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU2017 v1.0.2 on 2018-11-28 22:31:00-0500.

Report generated on 2018-12-26 13:07:15 by CPU2017 PDF formatter v6067.

Originally published on 2018-12-25.