



# SPEC® CPU2017 Integer Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6130  
2.10 GHz)

SPECspeed2017\_int\_base = 8.83

SPECspeed2017\_int\_peak = Not Run

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Dec-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018



### Hardware

CPU Name: Intel Xeon Gold 6130  
Max MHz.: 3700  
Nominal: 2100  
Enabled: 64 cores, 4 chips  
Orderable: 2,4 Chips  
Cache L1: 32 KB I + 32 KB D on chip per core  
L2: 1 MB I+D on chip per core  
L3: 22 MB I+D on chip per chip  
Other: None  
Memory: 1536 GB (48 x 32 GB 2Rx4 PC4-2666V-R)  
Storage: 1 x 1 TB HDD, 7.2K RPM  
Other: None

### Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86\_64)  
4.4.120-92.70-default  
Compiler: C/C++: Version 18.0.2.199 of Intel C/C++  
Compiler for Linux;  
Fortran: Version 18.0.2.199 of Intel Fortran  
Compiler for Linux  
Parallel: Yes  
Firmware: Version 3.1.3e released Jun-2018  
File System: xfs  
System State: Run level 3 (multi-user)  
Base Pointers: 64-bit  
Peak Pointers: Not Applicable  
Other: jemalloc memory allocator V5.0.1



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6130  
2.10 GHz)

**SPECspeed2017\_int\_base = 8.83**

**SPECspeed2017\_int\_peak = Not Run**

CPU2017 License: 9019

Test Date: Dec-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
600.perlbench_s	64	286	6.21	<b>283</b>	<b>6.27</b>	282	6.29							
602.gcc_s	64	433	9.21	434	9.17	<b>433</b>	<b>9.20</b>							
605.mcf_s	64	433	10.9	<b>435</b>	<b>10.9</b>	436	10.8							
620.omnetpp_s	64	284	5.75	260	6.27	<b>269</b>	<b>6.07</b>							
623.xalancbmk_s	64	<b>148</b>	<b>9.55</b>	150	9.43	148	9.57							
625.x264_s	64	153	11.5	153	11.5	<b>153</b>	<b>11.5</b>							
631.deepsjeng_s	64	<b>282</b>	<b>5.08</b>	282	5.09	282	5.08							
641.leela_s	64	390	4.37	<b>390</b>	<b>4.37</b>	390	4.37							
648.exchange2_s	64	221	13.3	<b>221</b>	<b>13.3</b>	221	13.3							
657.xz_s	64	<b>265</b>	<b>23.3</b>	265	23.3	266	23.3							

**SPECspeed2017\_int\_base = 8.83**

**SPECspeed2017\_int\_peak = Not Run**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:

KMP\_AFFINITY = "granularity=fine,scatter"

LD\_LIBRARY\_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"

OMP\_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i7-6700K CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

sync; echo 3> /proc/sys/vm/drop\_caches

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6130  
2.10 GHz)

**SPECspeed2017\_int\_base = 8.83**

**SPECspeed2017\_int\_peak = Not Run**

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Dec-2018

**Hardware Availability:** Aug-2017

**Software Availability:** Mar-2018

## Platform Notes

### BIOS Settings:

Intel HyperThreading Technology set to Disabled

CPU performance set to Enterprise

Power Performance Tuning set to OS Controls

SNC set to Disabled

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f

running on linux-9r4j Wed Dec 5 18:20:58 2018

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Gold 6130 CPU @ 2.10GHz
        4 "physical id"s (chips)
        64 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 16
siblings : 16
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 2: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 3: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
```

From lscpu:

```
Architecture:          x86_64
CPU op-mode(s):       32-bit, 64-bit
Byte Order:           Little Endian
CPU(s):               64
On-line CPU(s) list: 0-63
Thread(s) per core:  1
Core(s) per socket:  16
Socket(s):            4
NUMA node(s):         4
Vendor ID:            GenuineIntel
CPU family:           6
Model:                85
Model name:           Intel(R) Xeon(R) Gold 6130 CPU @ 2.10GHz
Stepping:              4
CPU MHz:              1749.679
CPU max MHz:          3700.0000
CPU min MHz:          1000.0000
BogoMIPS:              4195.44
Virtualization:       VT-x
```

(Continued on next page)



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6130  
2.10 GHz)

SPECspeed2017\_int\_base = 8.83

SPECspeed2017\_int\_peak = Not Run

CPU2017 License: 9019

Test Date: Dec-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Platform Notes (Continued)

L1d cache: 32K  
L1i cache: 32K  
L2 cache: 1024K  
L3 cache: 22528K  
NUMA node0 CPU(s): 0-15  
NUMA node1 CPU(s): 16-31  
NUMA node2 CPU(s): 32-47  
NUMA node3 CPU(s): 48-63

Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtopology nonstop\_tsc aperfmpfperf eagerfpu pni pclmulqdq dtes64 monitor ds\_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4\_1 sse4\_2 x2apic movbe popcnt tsc\_deadline\_timer aes xsave avx f16c rdrand lahf\_lm abm 3dnowprefetch ida arat epb invpcid\_single pln pts dtherm hwp hwp\_act\_window hwp\_epp hwp\_pkg\_req intel\_pt rsb\_ctxsw spec\_ctrl stibp retpoline kaiser tpr\_shadow vnmi flexpriority ept vpid fsgsbase tsc\_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm\_llc cqm\_occup\_llc

/proc/cpuinfo cache data  
cache size : 22528 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 4 nodes (0-3)  
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15  
node 0 size: 385622 MB  
node 0 free: 385260 MB  
node 1 cpus: 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31  
node 1 size: 387057 MB  
node 1 free: 386644 MB  
node 2 cpus: 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47  
node 2 size: 387057 MB  
node 2 free: 386845 MB  
node 3 cpus: 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63  
node 3 size: 387054 MB  
node 3 free: 386853 MB  
node distances:  
node 0 1 2 3  
0: 10 21 21 21  
1: 21 10 21 21  
2: 21 21 10 21  
3: 21 21 21 10

From /proc/meminfo  
MemTotal: 1583914512 kB  
HugePages\_Total: 0

(Continued on next page)



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6130  
2.10 GHz)

SPECspeed2017\_int\_base = 8.83

SPECspeed2017\_int\_peak = Not Run

CPU2017 License: 9019

Test Date: Dec-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

## Platform Notes (Continued)

Hugepagesize: 2048 kB

```
From /etc/*release* /etc/*version*
SuSE-release:
    SUSE Linux Enterprise Server 12 (x86_64)
    VERSION = 12
    PATCHLEVEL = 2
    # This file is deprecated and will be removed in a future service pack or release.
    # Please check /etc/os-release for details about this release.
os-release:
    NAME="SLES"
    VERSION="12-SP2"
    VERSION_ID="12.2"
    PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
    ID="sles"
    ANSI_COLOR="0;32"
    CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

uname -a:

```
Linux linux-9r4j 4.4.120-92.70-default #1 SMP Wed Mar 14 15:59:43 UTC 2018 (52a83de)
x86_64 x86_64 x86_64 GNU/Linux
```

run-level 3 Oct 27 08:30

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sdal	xfs	930G	246G	685G	27%	/

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C480M5.3.1.3e.0.0613181101 06/13/2018

Memory:

```
48x 0xCE00 M393A4K40BB2-CTD 32 GB 2 rank 2666
```

(End of data from sysinfo program)

## Compiler Version Notes

```
=====
CC 600.perlbench_s(base) 602.gcc_s(base) 605.mcf_s(base) 625.x264_s(base)
 657.xz_s(base)
-----
```

icc (ICC) 18.0.2 20180210

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

(Continued on next page)



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6130  
2.10 GHz)

**SPECspeed2017\_int\_base = 8.83**

**SPECspeed2017\_int\_peak = Not Run**

**CPU2017 License:** 9019

**Test Date:** Dec-2018

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Mar-2018

## Compiler Version Notes (Continued)

```
=====
CXXC 620.omnetpp_s(base) 623.xalancbmk_s(base) 631.deepsjeng_s(base)
641.leela_s(base)
=====
```

```
icpc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
=====
```

```
=====
FC 648.exchange2_s(base)
=====
```

```
ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
=====
```

## Base Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

C++ benchmarks:

```
icpc -m64
```

Fortran benchmarks:

```
ifort -m64
```

## Base Portability Flags

```
600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64
```



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6130  
2.10 GHz)

SPECspeed2017\_int\_base = 8.83

SPECspeed2017\_int\_peak = Not Run

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Dec-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

## Base Optimization Flags

C benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

C++ benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib -ljemalloc
```

Fortran benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2017-12-21.html>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2017-12-21.xml>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU2017 v1.0.2 on 2018-12-05 18:20:58-0500.

Report generated on 2018-12-26 13:07:03 by CPU2017 PDF formatter v6067.

Originally published on 2018-12-25.