



SPEC® CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6130,
2.10 GHz)

SPECrate2017_fp_base = 323

SPECrate2017_fp_peak = 331

CPU2017 License: 9019


Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017



— SPECrate2017_fp_base (323)

----- SPECrate2017_fp_peak (331)

Hardware

CPU Name: Intel Xeon Gold 6130
 Max MHz.: 3700
 Nominal: 2100
 Enabled: 64 cores, 4 chips, 2 threads/core
 Orderable: 2,4 Chips
 Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 22 MB I+D on chip per chip
 Other: None
 Memory: 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R)
 Storage: 1 x 600 GB SAS HDD, 10K RPM
 Other: None

Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86_64)
 4.4.21-69-default
 Compiler: C/C++: Version 18.0.0.128 of Intel C/C++
 Compiler for Linux;
 Fortran: Version 18.0.0.128 of Intel Fortran
 Compiler for Linux
 Parallel: No
 Firmware: Version 3.2.2a released Sep-2017
 File System: xfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 64-bit
 Other: None



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6130,
2.10 GHz)

SPECrate2017_fp_base = 323

SPECrate2017_fp_peak = 331

CPU2017 License: 9019

Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017

Results Table

Benchmark	Base								Peak							
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	128	1424	901	1427	900	1425	901	128	1425	901	1423	902	1423	902		
507.cactubSSN_r	128	577	281	577	281	577	281	128	585	277	584	277	585	277		
508.namd_r	128	503	242	508	239	505	241	128	498	244	501	243	497	244		
510.parest_r	128	1626	206	1642	204	1643	204	128	1638	204	1639	204	1636	205		
511.povray_r	128	793	377	793	377	792	378	128	665	449	669	447	667	448		
519.lbm_r	128	661	204	660	204	660	204	128	628	215	625	216	625	216		
521.wrf_r	128	738	389	742	386	742	387	128	731	392	728	394	732	391		
526.blender_r	128	586	333	586	333	588	332	128	581	336	579	337	582	335		
527.cam4_r	128	631	355	632	354	631	355	128	622	360	623	359	623	359		
538.imagick_r	128	647	492	647	492	647	492	128	645	493	645	493	645	493		
544.nab_r	128	496	435	499	432	498	432	128	484	445	483	446	483	446		
549.fotonik3d_r	128	1862	268	1862	268	1867	267	128	1862	268	1860	268	1864	268		
554.roms_r	128	1225	166	1227	166	1225	166	128	1189	171	1192	171	1201	169		

SPECrate2017_fp_base = 323

SPECrate2017_fp_peak = 331

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The taskset mechanism was used to bind copies to processors. The config file option 'submit' was used to generate taskset commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:

LD_LIBRARY_PATH = "/opt/cpu2017/lib/ia32:/opt/cpu2017/lib/intel64:/opt/cpu2017/je5.0.1-32:/opt/cpu2017/je5.0.1-64"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.4

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

sync; echo 3> /proc/sys/vm/drop_caches

No: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

No: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6130,
2.10 GHz)

SPECrate2017_fp_base = 323

SPECrate2017_fp_peak = 331

CPU2017 License: 9019

Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017

General Notes (Continued)

is mitigated in the system as tested and documented.

No: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

This benchmark result is intended to provide perspective on past performance using the historical hardware and/or software described on this result page.

The system as described on this result page was formerly generally available. At the time of this publication, it may not be shipping, and/or may not be supported, and/or may fail to meet other tests of General Availability described in the SPEC OSG Policy document, <http://www.spec.org/osg/policy.html>

This measured result may not be representative of the result that would be measured were this benchmark run with hardware and software available as of the publication date.

Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /opt/cpu2017/bin/sysinfo
Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
running on linux-vb5q Tue Dec 12 03:05:11 2017

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
  model name : Intel(R) Xeon(R) Gold 6130 CPU @ 2.10GHz
    4 "physical id"s (chips)
    128 "processors"
  cores, siblings (Caution: counting these is hw and system dependent. The following
  excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
    cpu cores : 16
    siblings   : 32
    physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
    physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
```

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6130,
2.10 GHz)

SPECrate2017_fp_base = 323

SPECrate2017_fp_peak = 331

CPU2017 License: 9019

Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017

Platform Notes (Continued)

```
physical 2: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 3: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
```

From lscpu:

```
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 128
On-line CPU(s) list: 0-127
Thread(s) per core: 2
Core(s) per socket: 16
Socket(s): 4
NUMA node(s): 8
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 6130 CPU @ 2.10GHz
Stepping: 4
CPU MHz: 3058.410
CPU max MHz: 3700.0000
CPU min MHz: 1000.0000
BogoMIPS: 4199.99
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 22528K
NUMA node0 CPU(s): 0-3,8-11,64-67,72-75
NUMA node1 CPU(s): 4-7,12-15,68-71,76-79
NUMA node2 CPU(s): 16-19,24-27,80-83,88-91
NUMA node3 CPU(s): 20-23,28-31,84-87,92-95
NUMA node4 CPU(s): 32-35,40-43,96-99,104-107
NUMA node5 CPU(s): 36-39,44-47,100-103,108-111
NUMA node6 CPU(s): 48-51,56-59,112-115,120-123
NUMA node7 CPU(s): 52-55,60-63,116-119,124-127
Flags: fpu vme de pse tsc msr pae cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfmpfperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb pln pts dtherm hwp
hwp_act_window hwp_epp hwp_pkg_req intel_pt tpr_shadow vnmi flexpriority ept vpid
fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f
avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec
xgetbv1 cqmq_llc cqmq_occu_llc
```

/proc/cpuinfo cache data

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6130,
2.10 GHz)

SPECrate2017_fp_base = 323

SPECrate2017_fp_peak = 331

CPU2017 License: 9019

Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017

Platform Notes (Continued)

cache size : 22528 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```
available: 8 nodes (0-7)
node 0 cpus: 0 1 2 3 8 9 10 11 64 65 66 67 72 73 74 75
node 0 size: 95167 MB
node 0 free: 94883 MB
node 1 cpus: 4 5 6 7 12 13 14 15 68 69 70 71 76 77 78 79
node 1 size: 96760 MB
node 1 free: 96443 MB
node 2 cpus: 16 17 18 19 24 25 26 27 80 81 82 83 88 89 90 91
node 2 size: 96760 MB
node 2 free: 96446 MB
node 3 cpus: 20 21 22 23 28 29 30 31 84 85 86 87 92 93 94 95
node 3 size: 96760 MB
node 3 free: 96453 MB
node 4 cpus: 32 33 34 35 40 41 42 43 96 97 98 99 104 105 106 107
node 4 size: 96760 MB
node 4 free: 96443 MB
node 5 cpus: 36 37 38 39 44 45 46 47 100 101 102 103 108 109 110 111
node 5 size: 96760 MB
node 5 free: 96492 MB
node 6 cpus: 48 49 50 51 56 57 58 59 112 113 114 115 120 121 122 123
node 6 size: 96760 MB
node 6 free: 96491 MB
node 7 cpus: 52 53 54 55 60 61 62 63 116 117 118 119 124 125 126 127
node 7 size: 96758 MB
node 7 free: 96503 MB
node distances:
node   0   1   2   3   4   5   6   7
  0: 10  11  21  21  21  21  21  21
  1: 11  10  21  21  21  21  21  21
  2: 21  21  10  11  21  21  21  21
  3: 21  21  11  10  21  21  21  21
  4: 21  21  21  21  10  11  21  21
  5: 21  21  21  21  11  10  21  21
  6: 21  21  21  21  21  21  10  11
  7: 21  21  21  21  21  21  11  10
```

From /proc/meminfo

```
MemTotal:      791027716 kB
HugePages_Total:        0
Hugepagesize:     2048 kB
```

From /etc/*release* /etc/*version*

SuSE-release:

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6130,
2.10 GHz)

SPECrate2017_fp_base = 323

SPECrate2017_fp_peak = 331

CPU2017 License: 9019

Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017

Platform Notes (Continued)

```
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or release.
# Please check /etc/os-release for details about this release.

os-release:
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
Linux linux-vb5q 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016 (9464f67)
x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Dec 12 02:20

SPEC is set to: /opt/cpu2017
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sda1        xfs   280G   22G  258G   8%  /


Additional information from dmidecode follows. WARNING: Use caution when you interpret
this section. The 'dmidecode' program reads system data which is "intended to allow
hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B480M5.3.2.2a.0.0919171641 09/19/2017
Memory:
48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666

(End of data from sysinfo program)
```

Compiler Version Notes

```
=====
CC 519.lbm_r(base) 538.imagick_r(base, peak) 544.nab_r(base)
-----
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
-----

=====
```

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6130,
2.10 GHz)

SPECrate2017_fp_base = 323

SPECrate2017_fp_peak = 331

CPU2017 License: 9019

Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017

Compiler Version Notes (Continued)

icc (ICC) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

=====

CXXC 508.namd_r(base) 510.parest_r(base)

=====

icpc (ICC) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

=====

CXXC 508.namd_r(peak) 510.parest_r(peak)

=====

icpc (ICC) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

=====

CC 511.povray_r(base) 526.blender_r(base)

=====

icpc (ICC) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

icc (ICC) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

=====

CC 511.povray_r(peak) 526.blender_r(peak)

=====

icpc (ICC) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

icc (ICC) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

=====

FC 507.cactubSSN_r(base)

=====

icpc (ICC) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

icc (ICC) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

ifort (IFORT) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6130,
2.10 GHz)

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

SPECrate2017_fp_base = 323

SPECrate2017_fp_peak = 331

Test Date: Dec-2017

Hardware Availability: Aug-2017

Software Availability: Sep-2017

Compiler Version Notes (Continued)

=====

FC 507.cactubSSN_r(peak)

=====

icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

=====

=====

FC 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak) 554.roms_r(base)

=====

ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

=====

=====

FC 554.roms_r(peak)

=====

ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

=====

=====

CC 521.wrf_r(base) 527.cam4_r(base)

=====

ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

=====

=====

CC 521.wrf_r(peak) 527.cam4_r(peak)

=====

ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

=====



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6130,
2.10 GHz)

SPECrate2017_fp_base = 323

SPECrate2017_fp_peak = 331

CPU2017 License: 9019

Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017

Base Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using both C and C++:

icpcicc

Benchmarks using Fortran, C, and C++:

icpciccifort

Base Portability Flags

503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3

C++ benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6130,
2.10 GHz)

SPECrate2017_fp_base = 323

SPECrate2017_fp_peak = 331

CPU2017 License: 9019

Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017

Base Optimization Flags (Continued)

C++ benchmarks (continued):

-qopt-mem-layout-trans=3

Fortran benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte

Benchmarks using both Fortran and C:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte

Benchmarks using both C and C++:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3

Benchmarks using Fortran, C, and C++:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte

Base Other Flags

C benchmarks:

-m64 -std=c11

C++ benchmarks:

-m64

Fortran benchmarks:

-m64

Benchmarks using both Fortran and C:

-m64 -std=c11

Benchmarks using both C and C++:

-m64 -std=c11

Benchmarks using Fortran, C, and C++:

-m64 -std=c11



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6130,
2.10 GHz)

SPECrate2017_fp_base = 323

SPECrate2017_fp_peak = 331

CPU2017 License: 9019

Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017

Peak Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using both C and C++:

icpcicc

Benchmarks using Fortran, C, and C++:

icpciccifort

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

```
519.lbm_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

```
538.imagick_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3
```

544.nab_r: Same as 519.lbm_r

C++ benchmarks:

```
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

Fortran benchmarks:

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6130,
2.10 GHz)

SPECrate2017_fp_base = 323

SPECrate2017_fp_peak = 331

CPU2017 License: 9019

Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017

Peak Optimization Flags (Continued)

503.bwaves_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3
-nostandard-realloc-lhs -align array32byte

549.fotonik3d_r: Same as 503.bwaves_r

554.roms_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs
-align array32byte

Benchmarks using both Fortran and C:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte

Benchmarks using both C and C++:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3

Benchmarks using Fortran, C, and C++:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte

Peak Other Flags

C benchmarks:

-m64 -std=c11

C++ benchmarks:

-m64

Fortran benchmarks:

-m64

Benchmarks using both Fortran and C:

-m64 -std=c11

Benchmarks using both C and C++:

-m64 -std=c11

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6130,
2.10 GHz)

SPECrate2017_fp_base = 323

SPECrate2017_fp_peak = 331

CPU2017 License: 9019

Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017

Peak Other Flags (Continued)

Benchmarks using Fortran, C, and C++:

-m64 -std=c11

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.2 on 2017-12-12 03:05:10-0500.

Report generated on 2018-10-31 17:00:01 by CPU2017 PDF formatter v6067.

Originally published on 2018-02-23.