



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4640 v2, 2.20 GHz)

SPECint_rate2006 = 1390

SPECint_rate_base2006 = 1340

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2014

Hardware Availability: Dec-2013

Software Availability: Sep-2013



Hardware

CPU Name: Intel Xeon E5-4640 v2
CPU Characteristics: Intel Turbo Boost Technology up to 2.70 GHz
CPU MHz: 2200
FPU: Integrated
CPU(s) enabled: 40 cores, 4 chips, 10 cores/chip, 2 threads/core
CPU(s) orderable: 1,2,3,4 chip
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 256 KB I+D on chip per core
L3 Cache: 20 MB I+D on chip per chip
Other Cache: None
Memory: 256 GB (32 x 8 GB 2Rx4 PC3-14900R-13, ECC)
Disk Subsystem: 1 X 300 GB 15000 RPM SAS
Other Hardware: None

Software

Operating System: Red Hat Enterprise Linux Server release 6.4 (Santiago)
Compiler: 2.6.32-358.el6.x86_64
C/C++: Version 14.0.0.080 of Intel C++ Studio XE for Linux
Auto Parallel: No
File System: ext4
System State: Run level 3 (multi-user)
Base Pointers: 32-bit
Peak Pointers: 32/64-bit
Other Software: Microquill SmartHeap V10.0



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4640 v2, 2.20 GHz)

SPECint_rate2006 = 1390

SPECint_rate_base2006 = 1340

CPU2006 license: 9019

Test date: May-2014

Test sponsor: Cisco Systems

Hardware Availability: Dec-2013

Tested by: Cisco Systems

Software Availability: Sep-2013

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	80	765	1020	765	1020	767	1020	80	630	1240	635	1230	632	1240
401.bzip2	80	1081	714	1085	711	1086	711	80	1066	724	1063	726	1064	726
403.gcc	80	607	1060	608	1060	606	1060	80	609	1060	609	1060	610	1060
429.mcf	80	363	2010	362	2010	362	2020	80	363	2010	362	2010	362	2020
445.gobmk	80	840	999	841	997	840	999	80	825	1020	801	1050	824	1020
456.hmmer	80	413	1810	414	1800	414	1800	80	386	1930	386	1930	383	1950
458.sjeng	80	950	1020	958	1010	944	1030	80	939	1030	937	1030	936	1030
462.libquantum	80	184	9010	184	9010	184	9000	80	184	9010	184	9010	184	9000
464.h264ref	80	1046	1690	1033	1710	1046	1690	80	1032	1720	1006	1760	1035	1710
471.omnetpp	80	664	753	664	753	666	751	80	630	793	631	793	632	791
473.astar	80	746	753	748	751	747	752	80	746	753	748	751	747	752
483.xalancbmk	80	394	1400	394	1400	393	1410	80	394	1400	394	1400	393	1410

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

Intel HT Technology = Enabled
CPU performance set to HPC
Power Technology set to Custom
CPU Power State C6 set to Disabled
CPU Power State C1 Enhanced set to Disabled
Memory RAS configuration set to Maximum Performance
DRAM Clock Throttling Set to Performance
Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6818
\$Rev: 6818 \$ \$Date:: 2012-07-17 #\$ e86d102572650a6e4d596a3cee98f191
running on rhel6.4 Tue May 27 22:46:21 2014

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo
model name : Intel(R) Xeon(R) CPU E5-4640 v2 @ 2.20GHz
Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4640 v2, 2.20 GHz)

SPECint_rate2006 = 1390

SPECint_rate_base2006 = 1340

CPU2006 license: 9019

Test date: May-2014

Test sponsor: Cisco Systems

Hardware Availability: Dec-2013

Tested by: Cisco Systems

Software Availability: Sep-2013

Platform Notes (Continued)

```
4 "physical id"s (chips)
 80 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
  cpu cores : 10
  siblings   : 20
  physical 0: cores 0 1 2 3 4 8 9 10 11 12
  physical 1: cores 0 1 2 3 4 8 9 10 11 12
  physical 2: cores 0 1 2 3 4 8 9 10 11 12
  physical 3: cores 0 1 2 3 4 8 9 10 11 12
cache size : 20480 KB

From /proc/meminfo
MemTotal:      264496064 kB
HugePages_Total:       0
Hugepagesize:     2048 kB

/usr/bin/lsb_release -d
Red Hat Enterprise Linux Server release 6.4 (Santiago)

From /etc/*release* /etc/*version*
redhat-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)
system-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)
system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server

uname -a:
Linux rhel6.4 2.6.32-358.el6.x86_64 #1 SMP Tue Jan 29 11:47:41 EST 2013
x86_64 x86_64 x86_64 GNU/Linux

run-level 3 May 27 10:36

SPEC is set to: /opt/cpu2006-1.2
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdal      ext4  275G   72G  189G  28%  /

Additional information from dmidecode:
BIOS Cisco Systems, Inc. B420M3.2.2.1.8.042120142113 04/21/2014
Memory:
 32x 0xAD00 HMT31GR7EFR4C-RD 8 GB 1600 MHz 2 rank
 16x NO DIMM NO DIMM

(End of data from sysinfo program)
```

General Notes

Environment variables set by runspec before the start of the run:

LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64:/opt/cpu2006-1.2/sh"

Binaries compiled on a system with 1x Core i7-860 CPU + 8GB memory using RedHat EL 6.4

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4640 v2, 2.20 GHz)

SPECint_rate2006 = 1390

SPECint_rate_base2006 = 1340

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2014

Hardware Availability: Dec-2013

Software Availability: Sep-2013

General Notes (Continued)

Transparent Huge Pages enabled with:

```
echo always > /sys/kernel/mm/redhat_transparent_hugepage/enable
```

Filesystem page cache cleared with:

```
echo 1> /proc/sys/vm/drop_caches
```

runspec command invoked through numactl i.e.:

```
numactl --interleave=all runspec <etc>
```

Base Compiler Invocation

C benchmarks:

```
icc -m32
```

C++ benchmarks:

```
icpc -m32
```

Base Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32

462.libquantum: -DSPEC_CPU_LINUX

483.xalancbmk: -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:

```
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3
```

C++ benchmarks:

```
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -opt-mem-layout-trans=3  
-Wl,-z,muldefs -L/sh -lsmartheap
```

Base Other Flags

C benchmarks:

```
403.gcc: -Dalloca=_alloca
```

Peak Compiler Invocation

C benchmarks (except as noted below):

```
icc -m32
```

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4640 v2, 2.20 GHz)

SPECint_rate2006 = 1390

SPECint_rate_base2006 = 1340

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2014

Hardware Availability: Dec-2013

Software Availability: Sep-2013

Peak Compiler Invocation (Continued)

400.perlbench: `icc -m64`

401.bzip2: `icc -m64`

456.hmmer: `icc -m64`

458.sjeng: `icc -m64`

C++ benchmarks:

`icpc -m32`

Peak Portability Flags

400.perlbench: `-DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64`

401.bzip2: `-DSPEC_CPU_LP64`

456.hmmer: `-DSPEC_CPU_LP64`

458.sjeng: `-DSPEC_CPU_LP64`

462.libquantum: `-DSPEC_CPU_LINUX`

483.xalancbmk: `-DSPEC_CPU_LINUX`

Peak Optimization Flags

C benchmarks:

400.perlbench: `-xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)`
`-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)`
`-auto-ilp32`

401.bzip2: `-xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)`
`-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)`
`-opt-prefetch -auto-ilp32 -ansi-alias`

403.gcc: `-xSSE4.2 -ipo -O3 -no-prec-div`

429.mcf: `basepeak = yes`

445.gobmk: `-xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)`
`-ansi-alias -opt-mem-layout-trans=3`

456.hmmer: `-xSSE4.2 -ipo -O3 -no-prec-div -unroll12 -auto-ilp32`

458.sjeng: `-xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)`
`-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)`
`-unroll14 -auto-ilp32`

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B420 M3 (Intel Xeon E5-4640 v2, 2.20 GHz)

SPECint_rate2006 = 1390

SPECint_rate_base2006 = 1340

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: May-2014

Hardware Availability: Dec-2013

Software Availability: Sep-2013

Peak Optimization Flags (Continued)

462.libquantum: basepeak = yes

```
464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
              -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
              -unroll2 -ansi-alias
```

C++ benchmarks:

```
471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
              -O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
              -ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
              -L/sh -lsmartheap
```

473.astar: basepeak = yes

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=__alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.html>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revB.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.xml>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revB.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.

Report generated on Fri Jul 25 00:13:34 2014 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 1 July 2014.