



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint®2006 = 31.3

Cisco UCS C420 M3 (Intel Xeon E5-4603, 2.00 GHz)

SPECint_base2006 = 29.7

CPU2006 license: 9019


Test date: Mar-2013

Test sponsor: Cisco Systems

Hardware Availability: Sep-2012

Tested by: Cisco Systems

Software Availability: Jun-2012



Hardware

CPU Name: Intel Xeon E5-4603
 CPU Characteristics: 2000
 CPU MHz: Integrated
 FPU: 16 cores, 4 chips, 4 cores/chip
 CPU(s) enabled: 1,2,3,4 chip
 CPU(s) orderable: 32 KB I + 32 KB D on chip per core
 Primary Cache: 256 KB I+D on chip per core
 Secondary Cache: 10 MB I+D on chip per chip
 L3 Cache: None
 Other Cache: None
 Memory: 256 GB (32 x 8 GB 2Rx4 PC3-12800R-11, ECC, running at 1333 MHz and CL7)
 Disk Subsystem: 1 X 500 GB 10000 RPM SAS
 Other Hardware: None

Software

Operating System: Red Hat Enterprise Linux Server release 6.3 (Santiago)
 2.6.32-279.el6.x86_64
 Compiler: C/C++: Version 12.1.3.293 of Intel C++ Studio XE for Linux
 Auto Parallel: Yes
 File System: ext4
 System State: Run level 3 (multi-user)
 Base Pointers: 32/64-bit
 Peak Pointers: 32/64-bit
 Other Software: Microquill SmartHeap V9.01



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint2006 = **31.3**

Cisco UCS C420 M3 (Intel Xeon E5-4603, 2.00 GHz)

SPECint_base2006 = **29.7**

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Mar-2013

Hardware Availability: Sep-2012

Software Availability: Jun-2012

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	560	17.5	558	17.5	553	17.7	473	20.7	468	20.9	469	20.8
401.bzip2	725	13.3	726	13.3	724	13.3	711	13.6	711	13.6	711	13.6
403.gcc	428	18.8	428	18.8	427	18.8	427	18.9	427	18.9	426	18.9
429.mcf	234	39.1	233	39.1	233	39.1	234	39.1	233	39.1	233	39.1
445.gobmk	723	14.5	724	14.5	723	14.5	696	15.1	695	15.1	695	15.1
456.hammer	304	30.7	304	30.7	304	30.7	297	31.4	297	31.4	297	31.4
458.sjeng	739	16.4	739	16.4	739	16.4	797	15.2	744	16.3	745	16.2
462.libquantum	11.1	1870	11.1	1870	10.9	1900	11.1	1870	11.1	1870	10.9	1900
464.h264ref	790	28.0	783	28.3	788	28.1	711	31.1	702	31.5	711	31.1
471.omnetpp	420	14.9	421	14.8	422	14.8	351	17.8	351	17.8	351	17.8
473.astar	407	17.3	404	17.4	403	17.4	407	17.3	404	17.4	403	17.4
483.xalancbmk	243	28.4	244	28.3	244	28.3	221	31.2	222	31.1	222	31.1

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Configuration:

Processor Power State C6 set to Disabled

Processor Power State C1 Enhanced set to Disabled

Power Technology set to Custom

Energy Performance set to Performance

DRAM Clock Throttling set to Performance

Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6800

\$Rev: 6800 \$ \$Date:: 2011-10-11 #\$ 6f2ebdff5032aaa42e583f96b07f99d3

running on localhost.localdomain Mon Mar 25 10:58:01 2013

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) CPU E5-4603 0 @ 2.00GHz

4 "physical id"s (chips)

16 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 4

siblings : 4

Continued on next page

Standard Performance Evaluation Corporation

info@spec.org

<http://www.spec.org/>

Page 2



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint2006 = 31.3

Cisco UCS C420 M3 (Intel Xeon E5-4603, 2.00 GHz)

SPECint_base2006 = 29.7

CPU2006 license: 9019

Test date: Mar-2013

Test sponsor: Cisco Systems

Hardware Availability: Sep-2012

Tested by: Cisco Systems

Software Availability: Jun-2012

Platform Notes (Continued)

```

physical 0: cores 0 1 2 3
physical 1: cores 0 1 2 3
physical 2: cores 0 1 2 3
physical 3: cores 0 1 2 3
cache size : 10240 KB

```

From /proc/meminfo

```

MemTotal:      264507072 kB
HugePages_Total:      0
Hugepagesize:    2048 kB

```

/usr/bin/lsb_release -d

Red Hat Enterprise Linux Server release 6.3 (Santiago)

From /etc/*release* /etc/*version*

```

redhat-release: Red Hat Enterprise Linux Server release 6.3 (Santiago)
system-release: Red Hat Enterprise Linux Server release 6.3 (Santiago)
system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server

```

uname -a:

```

Linux localhost.localdomain 2.6.32-279.el6.x86_64 #1 SMP Wed Jun 13 18:24:36
EDT 2012 x86_64 x86_64 x86_64 GNU/Linux

```

run-level 3 Mar 25 10:55

SPEC is set to: /opt/cpu2006-1.2

```

Filesystem      Type      Size  Used Avail Use% Mounted on
/dev/sdal        ext4      458G  51G  384G  12% /

```

Additional information from dmidecode:

Memory:

```

8x 0xCE00 M393B1K70DH0-YH9 8 GB 1333 MHz 2 rank
24x 0xCE00 M393B1K70DH0-YK0 8 GB 1600 MHz 2 rank

```

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:

```

KMP_AFFINITY = "granularity=fine,scatter"
LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64"
OMP_NUM_THREADS = "16"

```

Intel HT Technology = disable

Binaries compiled on a system with 2 X Intel Xeon E5-2690 CPU + 128 GB memory using RHEL 6.2

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled

Filesystem page cache cleared with:

echo 1> /proc/sys/vm/drop_caches



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint2006 = 31.3

Cisco UCS C420 M3 (Intel Xeon E5-4603, 2.00 GHz)

SPECint_base2006 = 29.7

CPU2006 license: 9019

Test date: Mar-2013

Test sponsor: Cisco Systems

Hardware Availability: Sep-2012

Tested by: Cisco Systems

Software Availability: Jun-2012

Base Compiler Invocation

C benchmarks:

icc -m64

C++ benchmarks:

icpc -m64

Base Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
 401.bzip2: -DSPEC_CPU_LP64
 403.gcc: -DSPEC_CPU_LP64
 429.mcf: -DSPEC_CPU_LP64
 445.gobmk: -DSPEC_CPU_LP64
 456.hmmer: -DSPEC_CPU_LP64
 458.sjeng: -DSPEC_CPU_LP64
 462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
 464.h264ref: -DSPEC_CPU_LP64
 471.omnetpp: -DSPEC_CPU_LP64
 473.astar: -DSPEC_CPU_LP64
 483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -parallel -opt-prefetch -auto-p32

C++ benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -auto-p32
-Wl,-z,muldefs -L/smartheap -lsmartheap64

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m64

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint2006 = 31.3

Cisco UCS C420 M3 (Intel Xeon E5-4603, 2.00 GHz)

SPECint_base2006 = 29.7

CPU2006 license: 9019

Test date: Mar-2013

Test sponsor: Cisco Systems

Hardware Availability: Sep-2012

Tested by: Cisco Systems

Software Availability: Jun-2012

Peak Compiler Invocation (Continued)

400.perlbench: icc -m32

445.gobmk: icc -m32

464.h264ref: icc -m32

C++ benchmarks (except as noted below):

icpc -m32

473.astar: icpc -m64

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32

401.bzip2: -DSPEC_CPU_LP64

403.gcc: -DSPEC_CPU_LP64

429.mcf: -DSPEC_CPU_LP64

456.hmmer: -DSPEC_CPU_LP64

458.sjeng: -DSPEC_CPU_LP64

462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

473.astar: -DSPEC_CPU_LP64

483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-prefetch -ansi-alias

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div -prof-use(pass 2) -auto-ilp32
-opt-prefetch -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div -inline-calloc
-opt-malloc-options=3 -auto-ilp32

429.mcf: basepeak = yes

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
-ansi-alias

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32
-ansi-alias

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

SPECint2006 = 31.3

Cisco UCS C420 M3 (Intel Xeon E5-4603, 2.00 GHz)

SPECint_base2006 = 29.7

CPU2006 license: 9019

Test date: Mar-2013

Test sponsor: Cisco Systems

Hardware Availability: Sep-2012

Tested by: Cisco Systems

Software Availability: Jun-2012

Peak Optimization Flags (Continued)

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll4

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-ra-region-strategy=block -ansi-alias
-Wl,-z,muldefs -L/smartheap -lsmartheap

473.astar: basepeak = yes

483.xalancbmk: -xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -ansi-alias
-Wl,-z,muldefs -L/smartheap -lsmartheap

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20120425.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130607.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic12.1-official-linux64.20120425.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130607.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Thu Jul 24 14:12:51 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 26 March 2013.