



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C210 M2 (Intel Xeon E5620, 2.40 GHz)

SPECint_rate2006 = 227

SPECint_rate_base2006 = 211

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2010

Hardware Availability: Apr-2010

Software Availability: Jan-2010



Hardware	
CPU Name:	Intel Xeon E5620
CPU Characteristics:	Intel Turbo Boost Technology up to 2.67 GHz
CPU MHz:	2400
FPU:	Integrated
CPU(s) enabled:	8 cores, 2 chips, 4 cores/chip, 2 threads/core
CPU(s) orderable:	1 ,2 chips
Primary Cache:	32 KB I + 32 KB D on chip per core
Secondary Cache:	256 KB I+D on chip per core
L3 Cache:	12 MB I+D on chip per chip
Other Cache:	None
Memory:	48 GB (12 x 4GB DDR3-1333 MHz DR RDIMM, CL9, ECC)
Disk Subsystem:	146 GB SAS, 10K RPM
Other Hardware:	None

Software	
Operating System:	SuSe Linux Enterprise Server 11 (x86_64), Kernel 2.6.27-15-2-default, RC4
Compiler:	Intel C++ and Fortran Compiler 11.1 IA32 and Intel 64, Version 11.1 Build 20091130 Package ID: l_cproc_p_11.1.064 l_cprof_p_11.1.064
Auto Parallel:	No
File System:	ext3
System State:	Run level 3 (multi-user)
Base Pointers:	32-bit
Peak Pointers:	32/64-bit
Other Software:	MicroQuill SmartHeap Library V8.1 (64-bit)



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C210 M2 (Intel Xeon E5620, 2.40 GHz)

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

SPECint_rate2006 = 227

SPECint_rate_base2006 = 211

Test date: Sep-2010

Hardware Availability: Apr-2010

Software Availability: Jan-2010

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	16	915	171	916	171	916	171	16	782	200	789	198	783	200
401.bzip2	16	1152	134	1152	134	1154	134	16	1086	142	1086	142	1088	142
403.gcc	16	725	178	714	180	712	181	16	719	179	730	176	734	175
429.mcf	16	586	249	581	251	583	250	16	584	250	584	250	582	251
445.gobmk	16	857	196	859	195	854	197	16	783	214	786	213	783	214
456.hammer	16	564	265	559	267	565	264	16	433	345	426	350	428	349
458.sjeng	16	1056	183	1057	183	1056	183	16	967	200	967	200	967	200
462.libquantum	16	510	650	509	651	510	650	16	505	657	506	655	505	656
464.h264ref	16	1406	252	1388	255	1390	255	16	1404	252	1371	258	1399	253
471.omnetpp	16	605	165	605	165	605	165	16	556	180	555	180	556	180
473.astar	16	865	130	872	129	863	130	16	766	147	767	147	766	147
483.xalancbmk	16	484	228	485	228	484	228	16	484	228	485	228	484	228

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The config file option 'submit' was used.
numactl was used to bind copies to the cores

Operating System Notes

ulimit -s unlimited was used to set the stacksize to unlimited prior to run

General Notes

Binaries were compiled on SLES 10 with Binutils 2.18.50.0.0.7.20080502

Base Compiler Invocation

C benchmarks:
icc -m32

C++ benchmarks:
icpc -m32

Base Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C210 M2 (Intel Xeon E5620, 2.40 GHz)

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

SPECint_rate2006 = 227

SPECint_rate_base2006 = 211

Test date: Sep-2010

Hardware Availability: Apr-2010

Software Availability: Jan-2010

Base Portability Flags (Continued)

462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -static -opt-prefetch

C++ benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -Wl,-z,muldefs
-L/home/cmpllr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-32bit -lsmartheap

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m32

401.bzip2: icc -m64

456.hmmr: icc -m64

458.sjeng: icc -m64

462.libquantum: icc -m64

C++ benchmarks (except as noted below):

icpc -m32

473.astar: icpc -m64

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32

401.bzip2: -DSPEC_CPU_LP64

456.hmmr: -DSPEC_CPU_LP64

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C210 M2 (Intel Xeon E5620, 2.40 GHz)

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

SPECint_rate2006 = 227

SPECint_rate_base2006 = 211

Test date: Sep-2010

Hardware Availability: Apr-2010

Software Availability: Jan-2010

Peak Portability Flags (Continued)

458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
-prof-use(pass 2) -ansi-alias

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
-prof-use(pass 2) -opt-prefetch -ansi-alias -auto-ilp32

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div -static

429.mcf: -xSSE4.2 -ipo -O3 -no-prec-div -static -opt-prefetch

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2) -O2
-ipo -no-prec-div -ansi-alias

456.hmmmer: -xSSE4.2 -ipo -O3 -no-prec-div -static -unroll12
-ansi-alias -auto-ilp32

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
-prof-use(pass 2) -unroll14 -auto-ilp32

462.libquantum: -xSSE4.2 -ipo -O3 -no-prec-div -static -auto-ilp32
-opt-prefetch

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
-prof-use(pass 2) -unroll12 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
-L/home/cmpllr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-32bit -lsmartheap

473.astar: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=routine -Wl,-z,muldefs
-L/home/cmpllr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-64bit -lsmartheap64

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C210 M2 (Intel Xeon E5620, 2.40 GHz)

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

SPECint_rate2006 = 227

SPECint_rate_base2006 = 211

Test date: Sep-2010

Hardware Availability: Apr-2010

Software Availability: Jan-2010

Peak Optimization Flags (Continued)

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags file that was used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic11.1-linux64-revG.20100929.html>

You can also download the XML flags source by saving the following link:

<http://www.spec.org/cpu2006/flags/Intel-ic11.1-linux64-revG.20100929.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.1.

Report generated on Wed Jul 23 14:47:34 2014 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 12 October 2010.