SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4116, 2.10 GHz)

$SPECrate^{®}2017\_int\_base = 110$

$SPECrate^{®}2017\_int\_peak = 115$

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Dec-2017

Hardware Availability: Aug-2017

Software Availability: Sep-2017

Copies

Benchmark	Copies	base	peak
500.perlbench_r	48	82.5	102
502.gcc_r	48	99.7	117
505.mcf_r	48	136	134
520.omnetpp_r	48	75.2	69.8
523.xalancbmk_r	48	115	136
525.x264_r	48	209	220
531.deepsjeng_r	48	93.8	91.3
541.leela_r	48	86.9	86.6
548.exchange2_r	48	204	204
557.xz_r	48	77.5	76.6

——— SPECrate®2017_int_base (110)   ------- SPECrate®2017_int_peak (115)

Hardware

CPU Name: Intel Xeon Silver 4116
 Max MHz: 3000
 Nominal: 2100
Enabled: 24 cores, 2 chips, 2 threads/core
Orderable: 1,2 Chips
Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 16.5 MB I+D on chip per chip
 Other: None
Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R, running at 2400)
Storage: 1 x 1 TB SAS HDD, 7.2K RPM
Other: None

Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default
Compiler: C/C++: Version 18.0.0.128 of Intel C/C++ Compiler for Linux; Fortran: Version 18.0.0.128 of Intel Fortran Compiler for Linux
Parallel: No
Firmware: Version 3.2.1d released Jul-2017
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 32/64-bit
Other: jemalloc: jemalloc memory allocator library V5.0.1; jemalloc: configured and built at default for 32bit (i686) and 64bit (x86_64) targets; jemalloc: built with the RedHat Enterprise 7.4, and the system compiler gcc 4.8.5; jemalloc: sources avilable from jemalloc.net or releases

Power Management: --

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4116, 2.10 GHz)

SPECrate®2017_int_base = 110

SPECrate®2017_int_peak = 115

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	48	927	82.4	**926**	**82.5**	923	82.8	48	742	103	747	102	**746**	**102**
502.gcc_r	48	**681**	**99.7**	686	99.0	677	100	48	578	117	581	117	**581**	**117**
505.mcf_r	48	**571**	**136**	566	137	574	135	48	**579**	**134**	582	133	579	134
520.omnetpp_r	48	837	75.3	**838**	**75.2**	846	74.5	48	898	70.2	**902**	**69.8**	904	69.7
523.xalancbmk_r	48	442	115	444	114	**443**	**115**	48	371	137	373	136	**372**	**136**
525.x264_r	48	403	209	**403**	**209**	403	209	48	381	221	384	219	**382**	**220**
531.deepsjeng_r	48	584	94.2	**587**	**93.8**	587	93.7	48	**602**	**91.3**	603	91.3	602	91.4
541.leela_r	48	903	88.0	**915**	**86.9**	918	86.6	48	906	87.7	918	86.6	**917**	**86.6**
548.exchange2_r	48	617	204	**617**	**204**	618	204	48	618	204	618	204	**618**	**204**
557.xz_r	48	621	83.5	670	77.4	**669**	**77.5**	48	677	76.6	**677**	**76.6**	677	76.6
SPECrate®2017_int_base =	**110**													
SPECrate®2017_int_peak =	**115**													

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

```
The taskset mechanism was used to bind copies to processors. The config file option 'submit'
was used to generate taskset commands to bind each copy to a specific processor.
For details, please see the config file.
```

Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
```

General Notes

```
Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"

 Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
 memory using Redhat Enterprise Linux 7.4
 Transparent Huge Pages enabled by default
 Prior to runcpu invocation
 Filesystem page cache synced and cleared with:
 sync; echo 3>        /proc/sys/vm/drop_caches
No: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
No: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
No: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.


This benchmark result is intended to provide perspective on
```

(Continued on next page)

Standard Performance Evaluation Corporation (info@spec.org)

https://www.spec.org/

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4116, 2.10 GHz)

$SPECrate®2017\_int\_base = 110$

$SPECrate®2017\_int\_peak = 115$

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Dec-2017

Hardware Availability: Aug-2017

Software Availability: Sep-2017

General Notes (Continued)

past performance using the historical hardware and/or
software described on this result page.

The system as described on this result page was formerly
generally available. At the time of this publication, it may
not be shipping, and/or may not be supported, and/or may fail
to meet other tests of General Availability described in the
SPEC OSG Policy document, http://www.spec.org/osg/policy.html

This measured result may not be representative of the result
that would be measured were this benchmark run with hardware
and software available as of the publication date.

Platform Notes

```
BIOS Settings:
Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
 Sysinfo program /home/cpu2017/bin/sysinfo
 Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
 running on linux-uezu Sat Dec 16 15:48:42 2017

 SUT (System Under Test) info as seen by some common utilities.
 For more information on this section, see
    https://www.spec.org/cpu2017/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Silver 4116 CPU @ 2.10GHz
       2  "physical id"s (chips)
       48 "processors"
    cores, siblings (Caution: counting these is hw and system dependent. The following
    excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
       cpu cores : 12
       siblings  : 24
       physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 13
       physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 13

 From lscpu:
    Architecture:          x86_64
    CPU op-mode(s):        32-bit, 64-bit
    Byte Order:            Little Endian
```

(Continued on next page)

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4116, 2.10 GHz)

SPECrate®2017_int_base = 110

SPECrate®2017_int_peak = 115

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Dec-2017

Hardware Availability: Aug-2017

Software Availability: Sep-2017

Platform Notes (Continued)

```
         CPU(s):                48
         On-line CPU(s) list:   0-47
         Thread(s) per core:    2
         Core(s) per socket:    12
         Socket(s):             2
         NUMA node(s):          4
         Vendor ID:             GenuineIntel
         CPU family:            6
         Model:                 85
         Model name:            Intel(R) Xeon(R) Silver 4116 CPU @ 2.10GHz
         Stepping:              4
         CPU MHz:               2642.156
         CPU max MHz:           3000.0000
         CPU min MHz:           800.0000
         BogoMIPS:              4200.00
         Virtualization:        VT-x
         L1d cache:             32K
         L1i cache:             32K
         L2 cache:              1024K
         L3 cache:              16896K
         NUMA node0 CPU(s):     0-2,6-8,24-26,30-32
         NUMA node1 CPU(s):     3-5,9-11,27-29,33-35
         NUMA node2 CPU(s):     12-14,18-20,36-38,42-44
         NUMA node3 CPU(s):     15-17,21-23,39-41,45-47
         Flags:                 fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
    pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
    lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
    aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
    fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
    xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb pln pts dtherm hwp
    hwp_act_window hwp_epp hwp_pkg_req intel_pt tpr_shadow vnmi flexpriority ept vpid
    fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f
    avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec
    xgetbv1 cqm_llc cqm_occup_llc

 /proc/cpuinfo cache data
    cache size : 16896 KB

 From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a
 physical chip.
    available: 4 nodes (0-3)
    node 0 cpus: 0 1 2 6 7 8 24 25 26 30 31 32
    node 0 size: 95320 MB
    node 0 free: 92500 MB
    node 1 cpus: 3 4 5 9 10 11 27 28 29 33 34 35
    node 1 size: 96753 MB
    node 1 free: 93389 MB
```

(Continued on next page)

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4116, 2.10 GHz)

SPECrate®2017_int_base = 110

SPECrate®2017_int_peak = 115

Platform Notes (Continued)

```
   node 2 cpus: 12 13 14 18 19 20 36 37 38 42 43 44
   node 2 size: 96753 MB
   node 2 free: 93068 MB
   node 3 cpus: 15 16 17 21 22 23 39 40 41 45 46 47
   node 3 size: 96750 MB
   node 3 free: 93991 MB
   node distances:
   node   0   1   2   3
     0:  10  11  21  21
     1:  11  10  21  21
     2:  21  21  10  11
     3:  21  21  11  10

From /proc/meminfo
   MemTotal:       394831812 kB
   HugePages_Total:        0
   Hugepagesize:        2048 kB

From /etc/*release* /etc/*version*
   SuSE-release:
      SUSE Linux Enterprise Server 12 (x86_64)
      VERSION = 12
      PATCHLEVEL = 2
      # This file is deprecated and will be removed in a future service pack or release.
      # Please check /etc/os-release for details about this release.
   os-release:
      NAME="SLES"
      VERSION="12-SP2"
      VERSION_ID="12.2"
      PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
      ID="sles"
      ANSI_COLOR="0;32"
      CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
   Linux linux-uezu 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016 (9464f67)
   x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Jan 2 14:19

SPEC is set to: /home/cpu2017
   Filesystem      Type  Size  Used Avail Use% Mounted on
   /dev/sda1       xfs   894G  155G  739G  18% /

Additional information from dmidecode follows.  WARNING: Use caution when you interpret
this section. The 'dmidecode' program reads system data which is "intended to allow
hardware to be accurately determined", but the intent may not be met, as there are
```

(Continued on next page)

SPEC CPU®2017 Integer Rate Result

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4116, 2.10 GHz)

SPECrate®2017_int_base = 110

SPECrate®2017_int_peak = 115

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Platform Notes (Continued)

```
 frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
   BIOS Cisco Systems, Inc. B200M5.3.2.1d.5.0727171353 07/27/2017
   Memory:
    24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666, configured at 2400

 (End of data from sysinfo program)
```

Compiler Version Notes

```
==============================================================================
C        | 500.perlbench_r(base, peak) 502.gcc_r(base, peak) 505.mcf_r(base,
         | peak) 525.x264_r(base, peak) 557.xz_r(base, peak)
------------------------------------------------------------------------------
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
C++      | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base, peak)
         | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
------------------------------------------------------------------------------
icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
Fortran | 548.exchange2_r(base, peak)
------------------------------------------------------------------------------
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------
```

Base Compiler Invocation

C benchmarks:
icc

C++ benchmarks:
icpc

Fortran benchmarks:
ifort

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4116, 2.10 GHz)

SPECrate®2017_int_base = 110

SPECrate®2017_int_peak = 115

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Base Portability Flags

500.perlbench_r: `-DSPEC_LP64 -DSPEC_LINUX_X64`
502.gcc_r: `-DSPEC_LP64`
505.mcf_r: `-DSPEC_LP64`
520.omnetpp_r: `-DSPEC_LP64`
523.xalancbmk_r: `-DSPEC_LP64 -DSPEC_LINUX`
525.x264_r: `-DSPEC_LP64`
531.deepsjeng_r: `-DSPEC_LP64`
541.leela_r: `-DSPEC_LP64`
548.exchange2_r: `-DSPEC_LP64`
557.xz_r: `-DSPEC_LP64`

Base Optimization Flags

C benchmarks:
`-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
`-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib -ljemalloc`

C++ benchmarks:
`-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
`-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib -ljemalloc`

Fortran benchmarks:
`-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
`-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte`
`-L/usr/local/je5.0.1-64/lib -ljemalloc`

Base Other Flags

C benchmarks:
`-m64 -std=c11`

C++ benchmarks:
`-m64`

Fortran benchmarks:
`-m64`

Standard Performance Evaluation Corporation (info@spec.org)
https://www.spec.org/

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4116, 2.10 GHz)

SPECrate®2017_int_base = 110

SPECrate®2017_int_peak = 115

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Peak Compiler Invocation

C benchmarks:
`icc`

C++ benchmarks:
`icpc`

Fortran benchmarks:
`ifort`

Peak Portability Flags

500.perlbench_r: `-DSPEC_LP64 -DSPEC_LINUX_X64`
502.gcc_r: `-D_FILE_OFFSET_BITS=64`
505.mcf_r: `-DSPEC_LP64`
520.omnetpp_r: `-DSPEC_LP64`
523.xalancbmk_r: `-D_FILE_OFFSET_BITS=64 -DSPEC_LINUX`
525.x264_r: `-DSPEC_LP64`
531.deepsjeng_r: `-DSPEC_LP64`
541.leela_r: `-DSPEC_LP64`
548.exchange2_r: `-DSPEC_LP64`
557.xz_r: `-DSPEC_LP64`

Peak Optimization Flags

C benchmarks:

500.perlbench_r: `-Wl,-z,muldefs` -prof-gen(pass 1) -prof-use(pass 2) `-ipo`
`-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3`
`-fno-strict-overflow -L/usr/local/je5.0.1-64/lib`
`-ljemalloc`

502.gcc_r: `-L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32`
`-Wl,-z,muldefs` -prof-gen(pass 1) -prof-use(pass 2) `-ipo`
`-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3`
`-L/usr/local/je5.0.1-32/lib -ljemalloc`

505.mcf_r: `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
`-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib`
`-ljemalloc`

525.x264_r: `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
`-qopt-mem-layout-trans=3 -fno-alias`

(Continued on next page)

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4116, 2.10 GHz)

SPECrate®2017_int_base = 110

SPECrate®2017_int_peak = 115

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Dec-2017

Hardware Availability: Aug-2017

Software Availability: Sep-2017

Peak Optimization Flags (Continued)

525.x264_r (continued):
`-L/usr/local/je5.0.1-64/lib -ljemalloc`

557.xz_r: `Same as 505.mcf_r`

C++ benchmarks:

520.omnetpp_r: `-Wl,-z,muldefs` `-prof-gen`(pass 1) `-prof-use`(pass 2) `-ipo`
`-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3`
`-L/usr/local/je5.0.1-64/lib -ljemalloc`

523.xalancbmk_r: `-L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32`
`-Wl,-z,muldefs` `-prof-gen`(pass 1) `-prof-use`(pass 2) `-ipo`
`-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3`
`-L/usr/local/je5.0.1-32/lib -ljemalloc`

531.deepsjeng_r: `Same as 520.omnetpp_r`

541.leela_r: `Same as 520.omnetpp_r`

Fortran benchmarks:
`-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
`-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte`
`-L/usr/local/je5.0.1-64/lib -ljemalloc`

Peak Other Flags

C benchmarks (except as noted below):
`-m64 -std=c11`

502.gcc_r: `-m32 -std=c11`

C++ benchmarks (except as noted below):
`-m64`

523.xalancbmk_r: `-m32`

Fortran benchmarks:
`-m64`

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.html
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4116, 2.10 GHz)

SPECrate®2017_int_base = 110

SPECrate®2017_int_peak = 115

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Dec-2017

Hardware Availability: Aug-2017

Software Availability: Sep-2017

You can also download the XML flags sources by saving the following links:

http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.xml

http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.2 on 2017-12-16 15:48:41-0500.

Report generated on 2020-08-05 14:19:56 by CPU2017 PDF formatter v6255.

Originally published on 2018-02-23.