



# SPEC<sup>®</sup> CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6150, 2.70GHz)

SPECfp<sup>®</sup>\_rate2006 = 1440

SPECfp\_rate\_base2006 = 1410

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jan-2010

Hardware Availability: Aug-2017

Software Availability: Apr-2017



### Hardware

CPU Name: Intel Xeon Gold 6150  
 CPU Characteristics: Intel Turbo Boost Technology up to 3.70 GHz  
 CPU MHz: 2700  
 FPU: Integrated  
 CPU(s) enabled: 36 cores, 2 chips, 18 cores/chip, 2 threads/core  
 CPU(s) orderable: 1,2 chips  
 Primary Cache: 32 KB I + 32 KB D on chip per core  
 Secondary Cache: 1 MB I+D on chip per core

Continued on next page

### Software

Operating System: SUSE Linux Enterprise Server 12 SP2 (x86\_64) 4.4.21-69-default  
 Compiler: C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux;  
 Fortran: Version 17.0.3.191 of Intel Fortran Compiler for Linux  
 Auto Parallel: Yes  
 File System: xfs  
 System State: Run level 3 (multi-user)

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6150, 2.70GHz)

SPECfp\_rate2006 = 1440

SPECfp\_rate\_base2006 = 1410

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jan-2010

Hardware Availability: Aug-2017

Software Availability: Apr-2017

L3 Cache: 24.75 MB I+D on chip per chip  
Other Cache: None  
Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2666V-R)  
Disk Subsystem: 1 x 300 GB SAS SSD  
Other Hardware: None

Base Pointers: 32/64-bit  
Peak Pointers: 32/64-bit  
Other Software: None

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
410.bwaves	72	915	1070	<b>916</b>	<b>1070</b>	917	1070	72	<b>916</b>	<b>1070</b>	915	1070	916	1070
416.gamess	72	865	1630	864	1630	<b>865</b>	<b>1630</b>	72	835	1690	<b>836</b>	<b>1690</b>	836	1690
433.milc	72	638	1040	637	1040	<b>638</b>	<b>1040</b>	72	638	1040	637	1040	<b>638</b>	<b>1040</b>
434.zeusmp	72	<b>383</b>	<b>1710</b>	385	1700	383	1710	72	<b>383</b>	<b>1710</b>	385	1700	383	1710
435.gromacs	72	254	2030	256	2010	<b>254</b>	<b>2020</b>	72	250	2060	250	2050	<b>250</b>	<b>2060</b>
436.cactusADM	72	463	1860	463	1860	<b>463</b>	<b>1860</b>	72	463	1860	463	1860	<b>463</b>	<b>1860</b>
437.leslie3d	72	872	776	871	777	<b>871</b>	<b>777</b>	72	870	778	<b>870</b>	<b>778</b>	871	777
444.namd	72	<b>436</b>	<b>1320</b>	436	1320	435	1330	72	431	1340	<b>430</b>	<b>1340</b>	429	1350
447.dealII	72	<b>334</b>	<b>2460</b>	339	2430	334	2470	72	<b>334</b>	<b>2460</b>	339	2430	334	2470
450.soplex	72	763	787	761	789	<b>762</b>	<b>788</b>	72	724	829	724	829	<b>724</b>	<b>829</b>
453.povray	72	172	2220	<b>172</b>	<b>2220</b>	172	2230	72	148	2590	<b>148</b>	<b>2590</b>	148	2590
454.calculix	72	<b>239</b>	<b>2490</b>	238	2500	239	2480	72	<b>239</b>	<b>2490</b>	238	2500	239	2480
459.GemsFDTD	72	<b>1064</b>	<b>718</b>	1063	718	1064	718	72	<b>1064</b>	<b>718</b>	1063	719	1064	718
465.tonto	72	<b>447</b>	<b>1590</b>	436	1620	448	1580	72	425	1670	<b>425</b>	<b>1670</b>	428	1660
470.lbm	72	<b>694</b>	<b>1430</b>	694	1430	694	1420	72	<b>694</b>	<b>1430</b>	694	1430	694	1420
481.wrf	72	631	1270	628	1280	<b>630</b>	<b>1280</b>	72	631	1270	628	1280	<b>630</b>	<b>1280</b>
482.sphinx3	72	1028	1360	<b>1029</b>	<b>1360</b>	1029	1360	72	1028	1360	<b>1029</b>	<b>1360</b>	1029	1360

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Platform Notes

BIOS Settings:  
Intel HyperThreading Technology set to Enabled  
CPU performance set to Enterprise

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6150, 2.70GHz)

SPECfp\_rate2006 = 1440

SPECfp\_rate\_base2006 = 1410

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jan-2010

Hardware Availability: Aug-2017

Software Availability: Apr-2017

### Platform Notes (Continued)

Power Performance Tuning set to OS  
 SNC set to Enabled  
 IMC Interleaving set to 1-way Interleave  
 Patrol Scrub set to Disabled  
 Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993  
 Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)  
 running on linux Fri Jan 1 11:55:50 2010

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see: <http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6150 CPU @ 2.70GHz
 2 "physical id"s (chips)
 72 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
  cpu cores : 18
  siblings  : 36
  physical 0: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
  physical 1: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
cache size : 25344 KB
```

```
From /proc/meminfo
MemTotal:      791028556 kB
HugePages_Total:      0
Hugepagesize:    2048 kB
```

```
From /etc/*release* /etc/*version*
SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or
release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

```
uname -a:
Linux linux 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016 (9464f67)
x86_64 x86_64 x86_64 GNU/Linux
```

run-level 3 Jan 1 02:12

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6150, 2.70GHz)

SPECfp\_rate2006 = 1440

SPECfp\_rate\_base2006 = 1410

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jan-2010

Hardware Availability: Aug-2017

Software Availability: Apr-2017

## Platform Notes (Continued)

SPEC is set to: /home/cpu2006-1.2

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sda1	xfs	280G	20G	261G	7%	/

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.3.2.1d.5.0727171353 07/27/2017

Memory:

24x 0xCE00 M393A4K40BB2-CTD 32 GB 2 rank 2666 MHz

(End of data from sysinfo program)

## General Notes

Environment variables set by runspec before the start of the run:

LD\_LIBRARY\_PATH = "/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.2

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/transparent\_hugepage/enabled

Filesystem page cache cleared with:

shell invocation of 'sync; echo 3 > /proc/sys/vm/drop\_caches' prior to run

runspec command invoked through numactl i.e.:

numactl --interleave=all runspec <etc>

## Base Compiler Invocation

C benchmarks:

icc -m64

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6150, 2.70GHz)

SPECfp\_rate2006 = 1440

SPECfp\_rate\_base2006 = 1410

**CPU2006 license:** 9019  
**Test sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test date:** Jan-2010  
**Hardware Availability:** Aug-2017  
**Software Availability:** Apr-2017

## Base Portability Flags

410.bwaves: -DSPEC\_CPU\_LP64  
416.gamess: -DSPEC\_CPU\_LP64  
433.milc: -DSPEC\_CPU\_LP64  
434.zeusmp: -DSPEC\_CPU\_LP64  
435.gromacs: -DSPEC\_CPU\_LP64 -nofor\_main  
436.cactusADM: -DSPEC\_CPU\_LP64 -nofor\_main  
437.leslie3d: -DSPEC\_CPU\_LP64  
444.namd: -DSPEC\_CPU\_LP64  
447.dealII: -DSPEC\_CPU\_LP64  
450.soplex: -DSPEC\_CPU\_LP64  
453.povray: -DSPEC\_CPU\_LP64  
454.calculix: -DSPEC\_CPU\_LP64 -nofor\_main  
459.GemsFDTD: -DSPEC\_CPU\_LP64  
465.tonto: -DSPEC\_CPU\_LP64  
470.lbm: -DSPEC\_CPU\_LP64  
481.wrf: -DSPEC\_CPU\_LP64 -DSPEC\_CPU\_CASE\_FLAG -DSPEC\_CPU\_LINUX  
482.sphinx3: -DSPEC\_CPU\_LP64

## Base Optimization Flags

**C benchmarks:**  
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32  
-qopt-mem-layout-trans=3

**C++ benchmarks:**  
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32  
-qopt-mem-layout-trans=3

**Fortran benchmarks:**  
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

**Benchmarks using both Fortran and C:**  
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32  
-qopt-mem-layout-trans=3

## Peak Compiler Invocation

**C benchmarks:**  
icc -m64

**C++ benchmarks (except as noted below):**  
icpc -m64

450.soplex: icpc -m32 -L/opt/intel/compilers\_and\_libraries\_2017/linux/lib/ia32

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6150, 2.70GHz)

SPECfp\_rate2006 = 1440

SPECfp\_rate\_base2006 = 1410

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jan-2010

Hardware Availability: Aug-2017

Software Availability: Apr-2017

## Peak Compiler Invocation (Continued)

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64

## Peak Portability Flags

410.bwaves: -DSPEC\_CPU\_LP64  
 416.gamess: -DSPEC\_CPU\_LP64  
 433.milc: -DSPEC\_CPU\_LP64  
 434.zeusmp: -DSPEC\_CPU\_LP64  
 435.gromacs: -DSPEC\_CPU\_LP64 -nofor\_main  
 436.cactusADM: -DSPEC\_CPU\_LP64 -nofor\_main  
 437.leslie3d: -DSPEC\_CPU\_LP64  
 444.namd: -DSPEC\_CPU\_LP64  
 447.dealII: -DSPEC\_CPU\_LP64  
 450.soplex: -D\_FILE\_OFFSET\_BITS=64  
 453.povray: -DSPEC\_CPU\_LP64  
 454.calculix: -DSPEC\_CPU\_LP64 -nofor\_main  
 459.GemsFDTD: -DSPEC\_CPU\_LP64  
 465.tonto: -DSPEC\_CPU\_LP64  
 470.lbm: -DSPEC\_CPU\_LP64  
 481.wrf: -DSPEC\_CPU\_LP64 -DSPEC\_CPU\_CASE\_FLAG -DSPEC\_CPU\_LINUX  
 482.sphinx3: -DSPEC\_CPU\_LP64

## Peak Optimization Flags

C benchmarks:

433.milc: basepeak = yes

470.lbm: basepeak = yes

482.sphinx3: basepeak = yes

C++ benchmarks:

444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
 -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
 -no-prec-div(pass 2) -fno-alias -auto-ilp32  
 -qopt-mem-layout-trans=3

447.dealII: basepeak = yes

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6150, 2.70GHz)

SPECfp\_rate2006 = 1440

SPECfp\_rate\_base2006 = 1410

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jan-2010

Hardware Availability: Aug-2017

Software Availability: Apr-2017

## Peak Optimization Flags (Continued)

450.soplex: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -qopt-malloc-options=3  
-qopt-mem-layout-trans=3

453.povray: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll4 -qopt-mem-layout-trans=3

### Fortran benchmarks:

410.bwaves: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll2 -inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes

437.leslie3d: Same as 410.bwaves

459.GemsFDTD: Same as 410.bwaves

465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll4 -auto -inline-calloc  
-qopt-malloc-options=3

### Benchmarks using both Fortran and C:

435.gromacs: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -qopt-prefetch -auto-ilp32  
-qopt-mem-layout-trans=3

436.cactusADM: basepeak = yes

454.calculix: basepeak = yes

481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6150, 2.70GHz)

SPECfp\_rate2006 = 1440

SPECfp\_rate\_base2006 = 1410

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Jan-2010

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.  
For other inquiries, please contact [webmaster@spec.org](mailto:webmaster@spec.org).

Tested with SPEC CPU2006 v1.2.  
Report generated on Fri Oct 13 10:13:44 2017 by SPEC CPU2006 PS/PDF formatter v6932.  
Originally published on 12 October 2017.