



# SPEC® CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6126, 2.60GHz)

**SPECint®2006 = 77.3**

**SPECint\_base2006 = 73.9**

**CPU2006 license:** 9019


**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Aug-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017



### Hardware

**CPU Name:** Intel Xeon Gold 6126  
**CPU Characteristics:** Intel Turbo Boost Technology up to 3.70 GHz  
**CPU MHz:** 2600  
**FPU:** Integrated  
**CPU(s) enabled:** 48 cores, 4 chips, 12 cores/chip  
**CPU(s) orderable:** 2,4 chips  
**Primary Cache:** 32 KB I + 32 KB D on chip per core  
**Secondary Cache:** 1 MB I+D on chip per core  
**L3 Cache:** 19.25 MB I+D on chip per chip  
**Other Cache:** None  
**Memory:** 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R)  
**Disk Subsystem:** 1 x 600 GB SAS HDD, 10K RPM  
**Other Hardware:** None

### Software

**Operating System:** Red Hat Enterprise Linux Server release 7.3 (Maipo)  
 3.10.0-514.el7.x86\_64  
**Compiler:** C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux  
**Auto Parallel:** Yes  
**File System:** xfs  
**System State:** Run level 3 (multi-user)  
**Base Pointers:** 32/64-bit  
**Peak Pointers:** 32/64-bit  
**Other Software:** Microquill SmartHeap V10.2



# SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6126, 2.60GHz)

SPECint2006 = **77.3**

SPECint\_base2006 = **73.9**

CPU2006 license: 9019  
Test sponsor: Cisco Systems  
Tested by: Cisco Systems

Test date: Aug-2017  
Hardware Availability: Aug-2017  
Software Availability: Apr-2017

## Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	209	46.8	210	46.6	<b>209</b>	<b>46.7</b>	184	53.0	<b>185</b>	<b>53.0</b>	185	52.8
401.bzip2	<b>341</b>	<b>28.3</b>	340	28.4	341	28.3	340	28.4	340	28.4	<b>340</b>	<b>28.4</b>
403.gcc	191	42.2	<b>191</b>	<b>42.2</b>	191	42.2	185	43.5	<b>185</b>	<b>43.5</b>	185	43.5
429.mcf	<b>114</b>	<b>79.7</b>	114	80.3	116	78.4	<b>117</b>	<b>77.8</b>	116	78.5	119	76.8
445.gobmk	315	33.3	<b>315</b>	<b>33.3</b>	314	33.4	310	33.8	310	33.8	<b>310</b>	<b>33.8</b>
456.hammer	96.3	96.9	96.2	97.0	<b>96.2</b>	<b>97.0</b>	96.3	96.9	96.2	97.0	<b>96.2</b>	<b>97.0</b>
458.sjeng	<b>327</b>	<b>37.0</b>	327	37.0	327	37.0	321	37.7	<b>321</b>	<b>37.7</b>	321	37.7
462.libquantum	<b>2.86</b>	<b>7230</b>	2.89	7180	2.86	7240	<b>2.86</b>	<b>7230</b>	2.89	7180	2.86	7240
464.h264ref	318	69.6	<b>316</b>	<b>70.0</b>	316	70.1	318	69.6	<b>316</b>	<b>70.0</b>	316	70.1
471.omnetpp	193	32.4	<b>193</b>	<b>32.3</b>	194	32.3	147	42.6	147	42.5	<b>147</b>	<b>42.6</b>
473.astar	183	38.4	181	38.7	<b>182</b>	<b>38.6</b>	183	38.4	<b>183</b>	<b>38.4</b>	183	38.5
483.xalancbmk	87.5	78.9	<b>87.5</b>	<b>78.9</b>	87.4	78.9	79.0	87.3	79.3	87.1	<b>79.2</b>	<b>87.1</b>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The config file option 'submit' was used.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Platform Notes

### BIOS Settings:

```

Intel HyperThreading Technology set to Disabled
CPU performance set to Enterprise
Power Performance Tuning set to OS
SNC set to Disabled
IMC Interleaving set to Auto
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993
Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)
running on rhel73-spec Wed Aug 30 02:59:18 2017

```

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see: <http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

```

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6126 CPU @ 2.60GHz
4 "physical id"s (chips)
48 "processors"

```

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6126, 2.60GHz)

SPECint2006 = 77.3

SPECint\_base2006 = 73.9

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Aug-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

### Platform Notes (Continued)

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 12
siblings  : 12
physical 0: cores 0 1 3 4 5 6 8 9 10 11 12 13
physical 1: cores 0 1 3 4 5 6 8 9 10 11 12 13
physical 2: cores 0 1 2 3 4 5 6 8 9 11 12 13
physical 3: cores 0 1 3 4 5 6 8 9 10 11 12 13
cache size : 19712 KB
```

From /proc/meminfo

```
MemTotal:      790981256 kB
HugePages_Total: 0
Hugepagesize:  2048 kB
```

From /etc/\*release\* /etc/\*version\*

```
os-release:
NAME="Red Hat Enterprise Linux Server"
VERSION="7.3 (Maipo)"
ID="rhel"
ID_LIKE="fedora"
VERSION_ID="7.3"
PRETTY_NAME="Red Hat Enterprise Linux Server 7.3 (Maipo)"
ANSI_COLOR="0;31"
CPE_NAME="cpe:/o:redhat:enterprise_linux:7.3:GA:server"
redhat-release: Red Hat Enterprise Linux Server release 7.3 (Maipo)
system-release: Red Hat Enterprise Linux Server release 7.3 (Maipo)
system-release-cpe: cpe:/o:redhat:enterprise_linux:7.3:ga:server
```

uname -a:

```
Linux rhel73-spec 3.10.0-514.el7.x86_64 #1 SMP Wed Oct 19 11:24:13 EDT 2016
x86_64 x86_64 x86_64 GNU/Linux
```

run-level 3 Aug 30 02:58

SPEC is set to: /home/cpu2006-1.2

```
Filesystem      Type      Size      Used Avail Use% Mounted on
/dev/sdb5        xfs       503G      30G  474G   6% /home
```

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C480M5.3.1.0.272.0613172154 06/13/2017Cisco Systems, Inc. C480M5.3.1.0.272.0613172154 06/13/2017

Memory:

96x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz

(End of data from sysinfo program)

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6126, 2.60GHz)

SPECint2006 = 77.3

SPECint\_base2006 = 73.9

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Aug-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

## Platform Notes (Continued)

The correct amount of Memory installed is 768 GB (48 x 16 GB) and the dmidecode is reporting invalid number of DIMMs installed  
Installed Memory:  
48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz

## General Notes

Environment variables set by runspec before the start of the run:

KMP\_AFFINITY = "granularity=fine,compact"

LD\_LIBRARY\_PATH = "/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"

OMP\_NUM\_THREADS = "48"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.2

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/transparent\_hugepage/enabled

## Base Compiler Invocation

C benchmarks:

icc -m64

C++ benchmarks:

icpc -m64

## Base Portability Flags

400.perlbench: -DSPEC\_CPU\_LP64 -DSPEC\_CPU\_LINUX\_X64  
401.bzip2: -DSPEC\_CPU\_LP64  
403.gcc: -DSPEC\_CPU\_LP64  
429.mcf: -DSPEC\_CPU\_LP64  
445.gobmk: -DSPEC\_CPU\_LP64  
456.hmmer: -DSPEC\_CPU\_LP64  
458.sjeng: -DSPEC\_CPU\_LP64  
462.libquantum: -DSPEC\_CPU\_LP64 -DSPEC\_CPU\_LINUX  
464.h264ref: -DSPEC\_CPU\_LP64  
471.omnetpp: -DSPEC\_CPU\_LP64  
473.astar: -DSPEC\_CPU\_LP64  
483.xalancbmk: -DSPEC\_CPU\_LP64 -DSPEC\_CPU\_LINUX

## Base Optimization Flags

C benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch  
-auto-p32

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

SPECint2006 = 77.3

Cisco UCS C480 M5 (Intel Xeon Gold 6126, 2.60GHz)

SPECint\_base2006 = 73.9

CPU2006 license: 9019

Test date: Aug-2017

Test sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Apr-2017

## Base Optimization Flags (Continued)

C++ benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32  
-Wl,-z,muldefs -L/sh10.2 -lsmartheap64

## Base Other Flags

C benchmarks:

403.gcc: -Dalloca=\_alloca

## Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m64

400.perlbench: icc -m32 -L/opt/intel/compilers\_and\_libraries\_2017/linux/lib/ia32

445.gobmk: icc -m32 -L/opt/intel/compilers\_and\_libraries\_2017/linux/lib/ia32

C++ benchmarks (except as noted below):

icc -m32 -L/opt/intel/compilers\_and\_libraries\_2017/linux/lib/ia32

473.astar: icpc -m64

## Peak Portability Flags

400.perlbench: -D\_FILE\_OFFSET\_BITS=64 -DSPEC\_CPU\_LINUX\_IA32

401.bzip2: -DSPEC\_CPU\_LP64

403.gcc: -DSPEC\_CPU\_LP64

429.mcf: -DSPEC\_CPU\_LP64

445.gobmk: -D\_FILE\_OFFSET\_BITS=64

456.hmmer: -DSPEC\_CPU\_LP64

458.sjeng: -DSPEC\_CPU\_LP64

462.libquantum: -DSPEC\_CPU\_LP64 -DSPEC\_CPU\_LINUX

464.h264ref: -DSPEC\_CPU\_LP64

471.omnetpp: -D\_FILE\_OFFSET\_BITS=64

473.astar: -DSPEC\_CPU\_LP64

483.xalancbmk: -D\_FILE\_OFFSET\_BITS=64 -DSPEC\_CPU\_LINUX



# SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6126, 2.60GHz)

**SPECint2006 = 77.3**

**SPECint\_base2006 = 73.9**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Aug-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017

## Peak Optimization Flags

C benchmarks:

- 400.perlbench: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -qopt-prefetch
- 401.bzip2: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div -auto-ilp32 -qopt-prefetch
- 403.gcc: -xCORE-AVX2 -ipo -O3 -no-prec-div -inline-calloc  
-qopt-malloc-options=3 -auto-ilp32
- 429.mcf: -xCORE-AVX2 -ipo -O3 -no-prec-div -parallel  
-qopt-prefetch -auto-p32
- 445.gobmk: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2)
- 456.hmmer: basepeak = yes
- 458.sjeng: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll4
- 462.libquantum: basepeak = yes
- 464.h264ref: basepeak = yes

C++ benchmarks:

- 471.omnetpp: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -qopt-ra-region-strategy=block  
-Wl,-z,muldefs -L/sh10.2 -lsmarheap
- 473.astar: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-auto-p32 -Wl,-z,muldefs -L/sh10.2 -lsmarheap64
- 483.xalancbmk: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-Wl,-z,muldefs -L/sh10.2 -lsmarheap

## Peak Other Flags

C benchmarks:

Continued on next page



# SPEC CINT2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6126, 2.60GHz)

**SPECint2006 = 77.3**

**SPECint\_base2006 = 73.9**

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Aug-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017

## Peak Other Flags (Continued)

403.gcc: -Dalloca=\_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.  
For other inquiries, please contact [webmaster@spec.org](mailto:webmaster@spec.org).

Tested with SPEC CPU2006 v1.2.  
Report generated on Wed Sep 20 11:05:21 2017 by SPEC CPU2006 PS/PDF formatter v6932.  
Originally published on 19 September 2017.